aboutsummaryrefslogtreecommitdiff
path: root/src/core/NEON/kernels/arm_gemm/transforms/sve_transpose_interleave_8VL_2x2.hpp
blob: 7124f7e909c16a356210d42ea7d8c6739aabe603 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
/*
 * Copyright (c) 2021 Arm Limited.
 *
 * SPDX-License-Identifier: MIT
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to
 * deal in the Software without restriction, including without limitation the
 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 * sell copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 */

#pragma once

#ifdef __ARM_FEATURE_SVE


namespace {

void sve_transpose_interleave_8VL_2x2(uint16_t *out, const uint16_t *in, size_t width, size_t in_stride, size_t height)
{
    uint16_t *pad_row = reinterpret_cast<uint16_t *>(alloca(width * sizeof(uint16_t)));

    if (height % 2) {
        memset(pad_row, 0, width * sizeof(uint16_t));
    }

    size_t out_stride = 8 * roundup<size_t>(height, 2) * get_vector_length<uint16_t>();

    __asm__ __volatile__(
      "ptrue p3.b\n"
      "cmp %x[height], #0x4\n"
      "blt 6f\n"
      "1:"  // Main row loop: Head
      "mov x27, %x[in]\n"
      "mov x26, %x[out]\n"
      "add x25, x27, %x[in_stride]\n"
      "add x24, x25, %x[in_stride]\n"
      "add x23, x24, %x[in_stride]\n"
      "add %x[in], x23, %x[in_stride]\n"
      "sub %x[height], %x[height], #0x4\n"
      "mov x22, %x[width]\n"
      "cnth x21, ALL, MUL #8\n"
      "cmp x22, x21\n"
      "blt 3f\n"
      "2:"  // Main row loop: Unroll column loop
      "ld1h { z8.h }, p3/Z, [x27]\n"
      "mov x20, x26\n"
      "ld1h { z3.h }, p3/Z, [x27, #1, MUL VL]\n"
      "add x26, x26, %x[out_stride]\n"
      "ld1h { z22.h }, p3/Z, [x27, #2, MUL VL]\n"
      "mov x19, x26\n"
      "ld1h { z12.h }, p3/Z, [x27, #3, MUL VL]\n"
      "add x26, x26, %x[out_stride]\n"
      "ld1h { z4.h }, p3/Z, [x27, #4, MUL VL]\n"
      "sub x22, x22, x21\n"
      "ld1h { z25.h }, p3/Z, [x27, #5, MUL VL]\n"
      "cmp x22, x21\n"
      "ld1h { z15.h }, p3/Z, [x27, #6, MUL VL]\n"
      "ld1h { z2.h }, p3/Z, [x27, #7, MUL VL]\n"
      "addvl x27, x27, #8\n"
      "ld1h { z16.h }, p3/Z, [x25]\n"
      "zip1 z21.h, z8.h, z16.h\n"
      "ld1h { z27.h }, p3/Z, [x25, #1, MUL VL]\n"
      "zip2 z7.h, z8.h, z16.h\n"
      "ld1h { z18.h }, p3/Z, [x25, #2, MUL VL]\n"
      "ld1h { z30.h }, p3/Z, [x25, #3, MUL VL]\n"
      "zip1 z19.h, z3.h, z27.h\n"
      "ld1h { z0.h }, p3/Z, [x25, #4, MUL VL]\n"
      "zip2 z16.h, z3.h, z27.h\n"
      "ld1h { z27.h }, p3/Z, [x25, #5, MUL VL]\n"
      "zip1 z13.h, z22.h, z18.h\n"
      "ld1h { z26.h }, p3/Z, [x25, #6, MUL VL]\n"
      "zip2 z29.h, z22.h, z18.h\n"
      "ld1h { z24.h }, p3/Z, [x25, #7, MUL VL]\n"
      "addvl x25, x25, #8\n"
      "zip1 z20.h, z12.h, z30.h\n"
      "ld1h { z9.h }, p3/Z, [x24]\n"
      "zip2 z14.h, z12.h, z30.h\n"
      "ld1h { z12.h }, p3/Z, [x24, #1, MUL VL]\n"
      "zip1 z5.h, z4.h, z0.h\n"
      "ld1h { z31.h }, p3/Z, [x24, #2, MUL VL]\n"
      "zip2 z1.h, z4.h, z0.h\n"
      "ld1h { z22.h }, p3/Z, [x24, #3, MUL VL]\n"
      "zip1 z10.h, z25.h, z27.h\n"
      "ld1h { z3.h }, p3/Z, [x24, #4, MUL VL]\n"
      "zip2 z6.h, z25.h, z27.h\n"
      "ld1h { z4.h }, p3/Z, [x24, #5, MUL VL]\n"
      "zip1 z8.h, z15.h, z26.h\n"
      "ld1h { z25.h }, p3/Z, [x24, #6, MUL VL]\n"
      "zip2 z11.h, z15.h, z26.h\n"
      "ld1h { z30.h }, p3/Z, [x24, #7, MUL VL]\n"
      "addvl x24, x24, #8\n"
      "zip1 z17.h, z2.h, z24.h\n"
      "ld1h { z23.h }, p3/Z, [x23]\n"
      "zip2 z0.h, z2.h, z24.h\n"
      "ld1h { z28.h }, p3/Z, [x23, #1, MUL VL]\n"
      "ld1h { z15.h }, p3/Z, [x23, #2, MUL VL]\n"
      "zip1 z18.h, z9.h, z23.h\n"
      "ld1h { z26.h }, p3/Z, [x23, #3, MUL VL]\n"
      "zip2 z27.h, z9.h, z23.h\n"
      "ld1h { z2.h }, p3/Z, [x23, #4, MUL VL]\n"
      "zip1 z9.h, z12.h, z28.h\n"
      "ld1h { z24.h }, p3/Z, [x23, #5, MUL VL]\n"
      "zip2 z12.h, z12.h, z28.h\n"
      "ld1h { z23.h }, p3/Z, [x23, #6, MUL VL]\n"
      "zip1 z28.h, z31.h, z15.h\n"
      "zip2 z31.h, z31.h, z15.h\n"
      "ld1h { z15.h }, p3/Z, [x23, #7, MUL VL]\n"
      "addvl x23, x23, #8\n"
      "st1h { z21.h }, p3, [x20]\n"
      "zip1 z21.h, z22.h, z26.h\n"
      "zip2 z26.h, z22.h, z26.h\n"
      "st1h { z7.h }, p3, [x20, #1, MUL VL]\n"
      "zip1 z7.h, z3.h, z2.h\n"
      "st1h { z19.h }, p3, [x20, #2, MUL VL]\n"
      "zip2 z22.h, z3.h, z2.h\n"
      "st1h { z16.h }, p3, [x20, #3, MUL VL]\n"
      "zip1 z2.h, z4.h, z24.h\n"
      "st1h { z13.h }, p3, [x20, #4, MUL VL]\n"
      "zip2 z3.h, z4.h, z24.h\n"
      "st1h { z29.h }, p3, [x20, #5, MUL VL]\n"
      "zip1 z4.h, z25.h, z23.h\n"
      "st1h { z20.h }, p3, [x20, #6, MUL VL]\n"
      "zip2 z20.h, z25.h, z23.h\n"
      "st1h { z14.h }, p3, [x20, #7, MUL VL]\n"
      "addvl x20, x20, #16\n"
      "zip1 z25.h, z30.h, z15.h\n"
      "st1h { z18.h }, p3, [x20, #-8, MUL VL]\n"
      "zip2 z18.h, z30.h, z15.h\n"
      "st1h { z27.h }, p3, [x20, #-7, MUL VL]\n"
      "st1h { z9.h }, p3, [x20, #-6, MUL VL]\n"
      "st1h { z12.h }, p3, [x20, #-5, MUL VL]\n"
      "st1h { z28.h }, p3, [x20, #-4, MUL VL]\n"
      "st1h { z31.h }, p3, [x20, #-3, MUL VL]\n"
      "st1h { z21.h }, p3, [x20, #-2, MUL VL]\n"
      "st1h { z26.h }, p3, [x20, #-1, MUL VL]\n"
      "st1h { z5.h }, p3, [x19]\n"
      "st1h { z1.h }, p3, [x19, #1, MUL VL]\n"
      "st1h { z10.h }, p3, [x19, #2, MUL VL]\n"
      "st1h { z6.h }, p3, [x19, #3, MUL VL]\n"
      "st1h { z8.h }, p3, [x19, #4, MUL VL]\n"
      "st1h { z11.h }, p3, [x19, #5, MUL VL]\n"
      "st1h { z17.h }, p3, [x19, #6, MUL VL]\n"
      "st1h { z0.h }, p3, [x19, #7, MUL VL]\n"
      "addvl x19, x19, #16\n"
      "st1h { z7.h }, p3, [x19, #-8, MUL VL]\n"
      "st1h { z22.h }, p3, [x19, #-7, MUL VL]\n"
      "st1h { z2.h }, p3, [x19, #-6, MUL VL]\n"
      "st1h { z3.h }, p3, [x19, #-5, MUL VL]\n"
      "st1h { z4.h }, p3, [x19, #-4, MUL VL]\n"
      "st1h { z20.h }, p3, [x19, #-3, MUL VL]\n"
      "st1h { z25.h }, p3, [x19, #-2, MUL VL]\n"
      "st1h { z18.h }, p3, [x19, #-1, MUL VL]\n"
      "bge 2b\n"
      "3:"  // Main row loop: Unroll column loop skip
      "cbz x22, 5f\n"
      "4:"  // Main row loop: Column loop
      "mov x20, x22\n"
      "mov x19, x26\n"
      "whilelt p0.h, XZR, x20\n"
      "ld1h { z17.h }, p0/Z, [x27]\n"
      "ld1h { z16.h }, p0/Z, [x25]\n"
      "zip1 z0.h, z17.h, z16.h\n"
      "ld1h { z18.h }, p0/Z, [x24]\n"
      "dech x20\n"
      "zip2 z31.h, z17.h, z16.h\n"
      "ld1h { z16.h }, p0/Z, [x23]\n"
      "whilelt p2.h, XZR, x20\n"
      "zip1 z30.h, z18.h, z16.h\n"
      "ld1h { z17.h }, p2/Z, [x27, #1, MUL VL]\n"
      "dech x20\n"
      "zip2 z29.h, z18.h, z16.h\n"
      "ld1h { z16.h }, p2/Z, [x25, #1, MUL VL]\n"
      "whilelt p1.h, XZR, x20\n"
      "zip1 z28.h, z17.h, z16.h\n"
      "ld1h { z18.h }, p1/Z, [x27, #2, MUL VL]\n"
      "dech x20\n"
      "zip2 z27.h, z17.h, z16.h\n"
      "ld1h { z16.h }, p1/Z, [x25, #2, MUL VL]\n"
      "whilelt p0.h, XZR, x20\n"
      "zip1 z26.h, z18.h, z16.h\n"
      "ld1h { z17.h }, p0/Z, [x27, #3, MUL VL]\n"
      "addvl x27, x27, #4\n"
      "zip2 z25.h, z18.h, z16.h\n"
      "ld1h { z16.h }, p0/Z, [x25, #3, MUL VL]\n"
      "addvl x25, x25, #4\n"
      "zip1 z24.h, z17.h, z16.h\n"
      "ld1h { z19.h }, p2/Z, [x24, #1, MUL VL]\n"
      "add x26, x26, %x[out_stride]\n"
      "zip2 z23.h, z17.h, z16.h\n"
      "ld1h { z18.h }, p1/Z, [x24, #2, MUL VL]\n"
      "decw x22, ALL, MUL #8\n"
      "ld1h { z22.h }, p0/Z, [x24, #3, MUL VL]\n"
      "addvl x24, x24, #4\n"
      "ld1h { z16.h }, p2/Z, [x23, #1, MUL VL]\n"
      "zip1 z21.h, z19.h, z16.h\n"
      "ld1h { z17.h }, p1/Z, [x23, #2, MUL VL]\n"
      "cmp x22, #0x0\n"
      "zip2 z20.h, z19.h, z16.h\n"
      "ld1h { z16.h }, p0/Z, [x23, #3, MUL VL]\n"
      "addvl x23, x23, #4\n"
      "zip1 z19.h, z18.h, z17.h\n"
      "st1h { z0.h }, p3, [x19]\n"
      "zip2 z18.h, z18.h, z17.h\n"
      "st1h { z31.h }, p3, [x19, #1, MUL VL]\n"
      "zip1 z17.h, z22.h, z16.h\n"
      "st1h { z28.h }, p3, [x19, #2, MUL VL]\n"
      "zip2 z16.h, z22.h, z16.h\n"
      "st1h { z27.h }, p3, [x19, #3, MUL VL]\n"
      "st1h { z26.h }, p3, [x19, #4, MUL VL]\n"
      "st1h { z25.h }, p3, [x19, #5, MUL VL]\n"
      "st1h { z24.h }, p3, [x19, #6, MUL VL]\n"
      "st1h { z23.h }, p3, [x19, #7, MUL VL]\n"
      "addvl x19, x19, #16\n"
      "st1h { z30.h }, p3, [x19, #-8, MUL VL]\n"
      "st1h { z29.h }, p3, [x19, #-7, MUL VL]\n"
      "st1h { z21.h }, p3, [x19, #-6, MUL VL]\n"
      "st1h { z20.h }, p3, [x19, #-5, MUL VL]\n"
      "st1h { z19.h }, p3, [x19, #-4, MUL VL]\n"
      "st1h { z18.h }, p3, [x19, #-3, MUL VL]\n"
      "st1h { z17.h }, p3, [x19, #-2, MUL VL]\n"
      "st1h { z16.h }, p3, [x19, #-1, MUL VL]\n"
      "bgt 4b\n"
      "5:"  // Main row loop: Column loop skip
      "addvl %x[out], %x[out], #16\n"
      "cmp %x[height], #0x4\n"
      "bge 1b\n"
      "cbz %x[height], 12f\n"
      "6:"  // Main loop skip

      "7:"  // Tail row loop: Head
      "mov x27, %x[in]\n"
      "mov x26, %x[out]\n"
      "add x25, x27, %x[in_stride]\n"
      "add %x[in], x25, %x[in_stride]\n"
      "cmp %x[height], #0x1\n"
      "csel x25, x25, %x[pad_row], GT\n"
      "sub %x[height], %x[height], #0x2\n"
      "mov x20, %x[width]\n"
      "cnth x19, ALL, MUL #8\n"
      "cmp x20, x19\n"
      "blt 9f\n"
      "8:"  // Tail row loop: Unroll column loop
      "ld1h { z17.h }, p3/Z, [x27]\n"
      "sub x20, x20, x19\n"
      "ld1h { z20.h }, p3/Z, [x27, #1, MUL VL]\n"
      "cmp x20, x19\n"
      "ld1h { z19.h }, p3/Z, [x27, #2, MUL VL]\n"
      "ld1h { z1.h }, p3/Z, [x27, #3, MUL VL]\n"
      "ld1h { z0.h }, p3/Z, [x27, #4, MUL VL]\n"
      "ld1h { z31.h }, p3/Z, [x27, #5, MUL VL]\n"
      "ld1h { z30.h }, p3/Z, [x27, #6, MUL VL]\n"
      "ld1h { z29.h }, p3/Z, [x27, #7, MUL VL]\n"
      "addvl x27, x27, #8\n"
      "ld1h { z16.h }, p3/Z, [x25]\n"
      "zip1 z28.h, z17.h, z16.h\n"
      "ld1h { z18.h }, p3/Z, [x25, #1, MUL VL]\n"
      "zip2 z27.h, z17.h, z16.h\n"
      "ld1h { z17.h }, p3/Z, [x25, #2, MUL VL]\n"
      "ld1h { z16.h }, p3/Z, [x25, #3, MUL VL]\n"
      "zip1 z26.h, z20.h, z18.h\n"
      "ld1h { z22.h }, p3/Z, [x25, #4, MUL VL]\n"
      "zip2 z21.h, z20.h, z18.h\n"
      "ld1h { z25.h }, p3/Z, [x25, #5, MUL VL]\n"
      "zip1 z20.h, z19.h, z17.h\n"
      "ld1h { z24.h }, p3/Z, [x25, #6, MUL VL]\n"
      "zip2 z19.h, z19.h, z17.h\n"
      "ld1h { z23.h }, p3/Z, [x25, #7, MUL VL]\n"
      "addvl x25, x25, #8\n"
      "zip1 z18.h, z1.h, z16.h\n"
      "st1h { z28.h }, p3, [x26]\n"
      "zip2 z17.h, z1.h, z16.h\n"
      "st1h { z27.h }, p3, [x26, #1, MUL VL]\n"
      "zip1 z16.h, z0.h, z22.h\n"
      "st1h { z26.h }, p3, [x26, #2, MUL VL]\n"
      "zip2 z22.h, z0.h, z22.h\n"
      "st1h { z21.h }, p3, [x26, #3, MUL VL]\n"
      "zip1 z21.h, z31.h, z25.h\n"
      "st1h { z20.h }, p3, [x26, #4, MUL VL]\n"
      "zip2 z20.h, z31.h, z25.h\n"
      "st1h { z19.h }, p3, [x26, #5, MUL VL]\n"
      "zip1 z19.h, z30.h, z24.h\n"
      "st1h { z18.h }, p3, [x26, #6, MUL VL]\n"
      "zip2 z18.h, z30.h, z24.h\n"
      "st1h { z17.h }, p3, [x26, #7, MUL VL]\n"
      "add x26, x26, %x[out_stride]\n"
      "zip1 z17.h, z29.h, z23.h\n"
      "st1h { z16.h }, p3, [x26]\n"
      "zip2 z16.h, z29.h, z23.h\n"
      "st1h { z22.h }, p3, [x26, #1, MUL VL]\n"
      "st1h { z21.h }, p3, [x26, #2, MUL VL]\n"
      "st1h { z20.h }, p3, [x26, #3, MUL VL]\n"
      "st1h { z19.h }, p3, [x26, #4, MUL VL]\n"
      "st1h { z18.h }, p3, [x26, #5, MUL VL]\n"
      "st1h { z17.h }, p3, [x26, #6, MUL VL]\n"
      "st1h { z16.h }, p3, [x26, #7, MUL VL]\n"
      "add x26, x26, %x[out_stride]\n"
      "bge 8b\n"
      "9:"  // Tail row loop: Unroll column loop skip
      "cbz x20, 11f\n"
      "10:"  // Tail row loop: Column loop
      "mov x19, x20\n"
      "decw x20, ALL, MUL #8\n"
      "whilelt p0.h, XZR, x19\n"
      "ld1h { z17.h }, p0/Z, [x27]\n"
      "ld1h { z16.h }, p0/Z, [x25]\n"
      "zip1 z24.h, z17.h, z16.h\n"
      "dech x19\n"
      "zip2 z23.h, z17.h, z16.h\n"
      "whilelt p0.h, XZR, x19\n"
      "ld1h { z18.h }, p0/Z, [x27, #1, MUL VL]\n"
      "dech x19\n"
      "ld1h { z16.h }, p0/Z, [x25, #1, MUL VL]\n"
      "zip1 z22.h, z18.h, z16.h\n"
      "whilelt p0.h, XZR, x19\n"
      "ld1h { z17.h }, p0/Z, [x27, #2, MUL VL]\n"
      "zip2 z21.h, z18.h, z16.h\n"
      "dech x19\n"
      "ld1h { z16.h }, p0/Z, [x25, #2, MUL VL]\n"
      "zip1 z20.h, z17.h, z16.h\n"
      "whilelt p0.h, XZR, x19\n"
      "ld1h { z19.h }, p0/Z, [x27, #3, MUL VL]\n"
      "zip2 z18.h, z17.h, z16.h\n"
      "addvl x27, x27, #4\n"
      "ld1h { z16.h }, p0/Z, [x25, #3, MUL VL]\n"
      "zip1 z17.h, z19.h, z16.h\n"
      "st1h { z24.h }, p3, [x26]\n"
      "addvl x25, x25, #4\n"
      "zip2 z16.h, z19.h, z16.h\n"
      "st1h { z23.h }, p3, [x26, #1, MUL VL]\n"
      "cmp x20, #0x0\n"
      "st1h { z22.h }, p3, [x26, #2, MUL VL]\n"
      "st1h { z21.h }, p3, [x26, #3, MUL VL]\n"
      "st1h { z20.h }, p3, [x26, #4, MUL VL]\n"
      "st1h { z18.h }, p3, [x26, #5, MUL VL]\n"
      "st1h { z17.h }, p3, [x26, #6, MUL VL]\n"
      "st1h { z16.h }, p3, [x26, #7, MUL VL]\n"
      "add x26, x26, %x[out_stride]\n"
      "bgt 10b\n"
      "11:"  // Tail row loop: Column loop skip
      "addvl %x[out], %x[out], #8\n"
      "cmp %x[height], #0x1\n"
      "bge 7b\n"
      "12:"  // Done

      : [height] "+&r" (height), [in] "+&r" (in), [out] "+&r" (out)
      : [in_stride] "r" (in_stride), [out_stride] "r" (out_stride), [pad_row] "r" (pad_row), [width] "r" (width)
      : "cc", "memory", "p0", "p1", "p2", "p3", "x19", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "z0", "z1", "z2", "z3", "z4", "z5", "z6", "z7", "z8", "z9", "z10", "z11", "z12", "z13", "z14", "z15", "z16", "z17", "z18", "z19", "z20", "z21", "z22", "z23", "z24", "z25", "z26", "z27", "z28", "z29", "z30", "z31"
    );
}

} // anonymous namespace

template<>
void Transform<8, 2, true, VLType::SVE>(
    bfloat16 *out, const bfloat16 *in, int stride, int x0, int xmax, int k0, int kmax)
{
    sve_transpose_interleave_8VL_2x2(
        reinterpret_cast<uint16_t *>(out),
        reinterpret_cast<const uint16_t *>(in + k0 * stride + x0),
        (xmax-x0) * sizeof(bfloat16) / 2,
        stride * sizeof(bfloat16),
        (kmax-k0)
    );
}

#endif