aboutsummaryrefslogtreecommitdiff
path: root/src/core/NEON/kernels/arm_gemm/indirect-interleaves/a64_interleave8_block4_u8_u8_summing.hpp
blob: 17eb7d55568598fa40d8f81862d4f76a2befd531 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
/*
 * Copyright (c) 2019-2021, 2023 Arm Limited.
 *
 * SPDX-License-Identifier: MIT
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to
 * deal in the Software without restriction, including without limitation the
 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 * sell copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#ifdef __aarch64__

template<>
void interleave_block<8, 4, VLType::None, true>(
  uint8_t * &out_ptr, const uint8_t * const * in, size_t width, size_t height,
  size_t row_offset, bool first
)
{
  __asm__ __volatile__(
      "ldr x28, [%x[in], #0x0]\n"
      "ldr x27, [%x[in], #0x8]\n"
      "cmp %x[height], #0x8\n"
      "mov x20, #0x0\n"
      "ldr x26, [%x[in], #0x10]\n"
      "ldr x25, [%x[in], #0x18]\n"
      "movi v2.8h, #0x0\n"
      "movi v1.8h, #0x0\n"
      "ldr x24, [%x[in], #0x20]\n"
      "ldr x23, [%x[in], #0x28]\n"
      "movi v0.4s, #0x0\n"
      "movi v31.4s, #0x0\n"
      "ldr x22, [%x[in], #0x30]\n"
      "ldr x21, [%x[in], #0x38]\n"
      "add x28, x28, %x[row_offset]\n"
      "add x27, x27, %x[row_offset]\n"
      "add x26, x26, %x[row_offset]\n"
      "add x25, x25, %x[row_offset]\n"
      "add x24, x24, %x[row_offset]\n"
      "add x23, x23, %x[row_offset]\n"
      "add x22, x22, %x[row_offset]\n"
      "add x21, x21, %x[row_offset]\n"
      "beq 1f\n"
      "cmp %x[height], #0x2\n"
      "csel x27, x27, x28, GE\n"
      "csel x26, x26, x28, GT\n"
      "cmp %x[height], #0x4\n"
      "csel x25, x25, x28, GE\n"
      "csel x24, x24, x28, GT\n"
      "cmp %x[height], #0x6\n"
      "mov x21, x28\n"
      "csel x23, x23, x28, GE\n"
      "csel x22, x22, x28, GT\n"
      "1:"  // no_pointer_adj
      "prfm pldl1keep, [x28, #0x0]\n"
      "prfm pldl1keep, [x27, #0x0]\n"
      "prfm pldl1keep, [x26, #0x0]\n"
      "prfm pldl1keep, [x25, #0x0]\n"
      "prfm pldl1keep, [x24, #0x0]\n"
      "prfm pldl1keep, [x23, #0x0]\n"
      "prfm pldl1keep, [x22, #0x0]\n"
      "prfm pldl1keep, [x21, #0x0]\n"
      "prfm pldl1keep, [x28, #0x40]\n"
      "prfm pldl1keep, [x27, #0x40]\n"
      "prfm pldl1keep, [x26, #0x40]\n"
      "prfm pldl1keep, [x25, #0x40]\n"
      "prfm pldl1keep, [x24, #0x40]\n"
      "prfm pldl1keep, [x23, #0x40]\n"
      "prfm pldl1keep, [x22, #0x40]\n"
      "prfm pldl1keep, [x21, #0x40]\n"
      "cbnz %w[first], 2f\n"
      "sub %x[out_ptr], %x[out_ptr], #0x20\n"
      "ld1 { v0.4s }, [%x[out_ptr]]\n"
      "ldr q31, [%x[out_ptr], #0x10]\n"
      "2:"  // first_pass
      "cmp %x[width], #0x10\n"
      "blt 5f\n"
      "3:"  // Main loop head
      "cmp x20, #0x1e\n"
      "ble 4f\n"
      "uadalp v0.4s, v2.8h\n"
      "movi v2.8h, #0x0\n"
      "mov x20, #0x0\n"
      "uadalp v31.4s, v1.8h\n"
      "movi v1.8h, #0x0\n"
      "4:"  // no_accumulate_16
      "ldr q30, [x28], #0x10\n"
      "ldr q29, [x27], #0x10\n"
      "subs %x[width], %x[width], #0x10\n"
      "cmp %x[width], #0x10\n"
      "ldr q28, [x26], #0x10\n"
      "ldr q27, [x25], #0x10\n"
      "zip1 v22.4s, v30.4s, v28.4s\n"
      "zip1 v21.4s, v29.4s, v27.4s\n"
      "ldr q20, [x24], #0x10\n"
      "ldr q26, [x23], #0x10\n"
      "zip1 v25.4s, v22.4s, v21.4s\n"
      "uadalp v2.8h, v25.16b\n"
      "ldr q19, [x22], #0x10\n"
      "ldr q18, [x21], #0x10\n"
      "zip1 v17.4s, v20.4s, v19.4s\n"
      "zip1 v16.4s, v26.4s, v18.4s\n"
      "zip1 v24.4s, v17.4s, v16.4s\n"
      "uadalp v1.8h, v24.16b\n"
      "prfm pldl1keep, [x28, #0x70]\n"
      "prfm pldl1keep, [x27, #0x70]\n"
      "zip2 v23.4s, v22.4s, v21.4s\n"
      "zip2 v22.4s, v17.4s, v16.4s\n"
      "prfm pldl1keep, [x26, #0x70]\n"
      "prfm pldl1keep, [x25, #0x70]\n"
      "zip2 v21.4s, v30.4s, v28.4s\n"
      "zip2 v17.4s, v29.4s, v27.4s\n"
      "prfm pldl1keep, [x24, #0x70]\n"
      "prfm pldl1keep, [x23, #0x70]\n"
      "zip2 v20.4s, v20.4s, v19.4s\n"
      "zip2 v16.4s, v26.4s, v18.4s\n"
      "prfm pldl1keep, [x22, #0x70]\n"
      "prfm pldl1keep, [x21, #0x70]\n"
      "uadalp v2.8h, v23.16b\n"
      "uadalp v1.8h, v22.16b\n"
      "str q25, [%x[out_ptr], #0x0]\n"
      "add x20, x20, #0x1\n"
      "zip1 v19.4s, v21.4s, v17.4s\n"
      "zip1 v18.4s, v20.4s, v16.4s\n"
      "str q24, [%x[out_ptr], #0x10]\n"
      "uadalp v2.8h, v19.16b\n"
      "uadalp v1.8h, v18.16b\n"
      "str q23, [%x[out_ptr], #0x20]\n"
      "zip2 v17.4s, v21.4s, v17.4s\n"
      "zip2 v16.4s, v20.4s, v16.4s\n"
      "str q22, [%x[out_ptr], #0x30]\n"
      "str q19, [%x[out_ptr], #0x40]\n"
      "uadalp v2.8h, v17.16b\n"
      "uadalp v1.8h, v16.16b\n"
      "str q18, [%x[out_ptr], #0x50]\n"
      "str q17, [%x[out_ptr], #0x60]\n"
      "str q16, [%x[out_ptr], #0x70]\n"
      "add %x[out_ptr], %x[out_ptr], #0x80\n"
      "bge 3b\n"
      "5:"  // Main loop skip
      "cbz %x[width], 14f\n"
      "tbz %x[width], #3, 9f\n"
      "ldr d29, [x28], #0x8\n"
      "ldr d28, [x27], #0x8\n"
      "ldr d27, [x26], #0x8\n"
      "ldr d26, [x25], #0x8\n"
      "ldr d25, [x24], #0x8\n"
      "ldr d24, [x23], #0x8\n"
      "ldr d23, [x22], #0x8\n"
      "ldr d22, [x21], #0x8\n"
      "tbz %x[width], #2, 7f\n"
      "ld1 { v29.s }[2], [x28], #0x4\n"
      "ld1 { v28.s }[2], [x27], #0x4\n"
      "ld1 { v27.s }[2], [x26], #0x4\n"
      "ld1 { v26.s }[2], [x25], #0x4\n"
      "ld1 { v25.s }[2], [x24], #0x4\n"
      "ld1 { v24.s }[2], [x23], #0x4\n"
      "ld1 { v23.s }[2], [x22], #0x4\n"
      "ld1 { v22.s }[2], [x21], #0x4\n"
      "tbz %x[width], #1, 6f\n"
      "ld1 { v29.h }[6], [x28], #0x2\n"
      "ld1 { v28.h }[6], [x27], #0x2\n"
      "mov x20, #0x4\n"
      "ld1 { v27.h }[6], [x26], #0x2\n"
      "ld1 { v26.h }[6], [x25], #0x2\n"
      "ld1 { v25.h }[6], [x24], #0x2\n"
      "ld1 { v24.h }[6], [x23], #0x2\n"
      "ld1 { v23.h }[6], [x22], #0x2\n"
      "ld1 { v22.h }[6], [x21], #0x2\n"
      "tbz %x[width], #0, 13f\n"
      "ld1 { v29.b }[14], [x28]\n"
      "ld1 { v28.b }[14], [x27]\n"
      "ld1 { v27.b }[14], [x26]\n"
      "ld1 { v26.b }[14], [x25]\n"
      "ld1 { v25.b }[14], [x24]\n"
      "ld1 { v24.b }[14], [x23]\n"
      "ld1 { v23.b }[14], [x22]\n"
      "ld1 { v22.b }[14], [x21]\n"
      "b 13f\n"
      "6:"  // odd_loads_1_12
      "mov x20, #0x3\n"
      "tbz %x[width], #0, 13f\n"
      "ld1 { v29.b }[12], [x28]\n"
      "ld1 { v28.b }[12], [x27]\n"
      "mov x20, #0x4\n"
      "ld1 { v27.b }[12], [x26]\n"
      "ld1 { v26.b }[12], [x25]\n"
      "ld1 { v25.b }[12], [x24]\n"
      "ld1 { v24.b }[12], [x23]\n"
      "ld1 { v23.b }[12], [x22]\n"
      "ld1 { v22.b }[12], [x21]\n"
      "b 13f\n"
      "7:"  // odd_loads_2_8
      "tbz %x[width], #1, 8f\n"
      "ld1 { v29.h }[4], [x28], #0x2\n"
      "ld1 { v28.h }[4], [x27], #0x2\n"
      "mov x20, #0x3\n"
      "ld1 { v27.h }[4], [x26], #0x2\n"
      "ld1 { v26.h }[4], [x25], #0x2\n"
      "ld1 { v25.h }[4], [x24], #0x2\n"
      "ld1 { v24.h }[4], [x23], #0x2\n"
      "ld1 { v23.h }[4], [x22], #0x2\n"
      "ld1 { v22.h }[4], [x21], #0x2\n"
      "tbz %x[width], #0, 13f\n"
      "ld1 { v29.b }[10], [x28]\n"
      "ld1 { v28.b }[10], [x27]\n"
      "ld1 { v27.b }[10], [x26]\n"
      "ld1 { v26.b }[10], [x25]\n"
      "ld1 { v25.b }[10], [x24]\n"
      "ld1 { v24.b }[10], [x23]\n"
      "ld1 { v23.b }[10], [x22]\n"
      "ld1 { v22.b }[10], [x21]\n"
      "b 13f\n"
      "8:"  // odd_loads_1_8
      "mov x20, #0x2\n"
      "tbz %x[width], #0, 13f\n"
      "ld1 { v29.b }[8], [x28]\n"
      "ld1 { v28.b }[8], [x27]\n"
      "mov x20, #0x3\n"
      "ld1 { v27.b }[8], [x26]\n"
      "ld1 { v26.b }[8], [x25]\n"
      "ld1 { v25.b }[8], [x24]\n"
      "ld1 { v24.b }[8], [x23]\n"
      "ld1 { v23.b }[8], [x22]\n"
      "ld1 { v22.b }[8], [x21]\n"
      "b 13f\n"
      "9:"  // odd_loads_4_0
      "tbz %x[width], #2, 11f\n"
      "ldr s29, [x28], #0x4\n"
      "ldr s28, [x27], #0x4\n"
      "ldr s27, [x26], #0x4\n"
      "ldr s26, [x25], #0x4\n"
      "ldr s25, [x24], #0x4\n"
      "ldr s24, [x23], #0x4\n"
      "ldr s23, [x22], #0x4\n"
      "ldr s22, [x21], #0x4\n"
      "tbz %x[width], #1, 10f\n"
      "ld1 { v29.h }[2], [x28], #0x2\n"
      "ld1 { v28.h }[2], [x27], #0x2\n"
      "mov x20, #0x2\n"
      "ld1 { v27.h }[2], [x26], #0x2\n"
      "ld1 { v26.h }[2], [x25], #0x2\n"
      "ld1 { v25.h }[2], [x24], #0x2\n"
      "ld1 { v24.h }[2], [x23], #0x2\n"
      "ld1 { v23.h }[2], [x22], #0x2\n"
      "ld1 { v22.h }[2], [x21], #0x2\n"
      "tbz %x[width], #0, 13f\n"
      "ld1 { v29.b }[6], [x28]\n"
      "ld1 { v28.b }[6], [x27]\n"
      "ld1 { v27.b }[6], [x26]\n"
      "ld1 { v26.b }[6], [x25]\n"
      "ld1 { v25.b }[6], [x24]\n"
      "ld1 { v24.b }[6], [x23]\n"
      "ld1 { v23.b }[6], [x22]\n"
      "ld1 { v22.b }[6], [x21]\n"
      "b 13f\n"
      "10:"  // odd_loads_1_4
      "mov x20, #0x1\n"
      "tbz %x[width], #0, 13f\n"
      "ld1 { v29.b }[4], [x28]\n"
      "ld1 { v28.b }[4], [x27]\n"
      "mov x20, #0x2\n"
      "ld1 { v27.b }[4], [x26]\n"
      "ld1 { v26.b }[4], [x25]\n"
      "ld1 { v25.b }[4], [x24]\n"
      "ld1 { v24.b }[4], [x23]\n"
      "ld1 { v23.b }[4], [x22]\n"
      "ld1 { v22.b }[4], [x21]\n"
      "b 13f\n"
      "11:"  // odd_loads_2_0
      "tbz %x[width], #1, 12f\n"
      "ldr h29, [x28], #0x2\n"
      "ldr h28, [x27], #0x2\n"
      "mov x20, #0x1\n"
      "ldr h27, [x26], #0x2\n"
      "ldr h26, [x25], #0x2\n"
      "ldr h25, [x24], #0x2\n"
      "ldr h24, [x23], #0x2\n"
      "ldr h23, [x22], #0x2\n"
      "ldr h22, [x21], #0x2\n"
      "tbz %x[width], #0, 13f\n"
      "ld1 { v29.b }[2], [x28]\n"
      "ld1 { v28.b }[2], [x27]\n"
      "ld1 { v27.b }[2], [x26]\n"
      "ld1 { v26.b }[2], [x25]\n"
      "ld1 { v25.b }[2], [x24]\n"
      "ld1 { v24.b }[2], [x23]\n"
      "ld1 { v23.b }[2], [x22]\n"
      "ld1 { v22.b }[2], [x21]\n"
      "b 13f\n"
      "12:"  // odd_loads_1_0
      "ldr b29, [x28, #0x0]\n"
      "ldr b28, [x27, #0x0]\n"
      "mov x20, #0x1\n"
      "ldr b27, [x26, #0x0]\n"
      "ldr b26, [x25, #0x0]\n"
      "ldr b25, [x24, #0x0]\n"
      "ldr b24, [x23, #0x0]\n"
      "ldr b23, [x22, #0x0]\n"
      "ldr b22, [x21, #0x0]\n"
      "13:"  // Odd load end
      "zip1 v21.4s, v29.4s, v27.4s\n"
      "zip1 v20.4s, v28.4s, v26.4s\n"
      "subs x20, x20, #0x1\n"
      "zip1 v19.4s, v25.4s, v23.4s\n"
      "zip1 v18.4s, v24.4s, v22.4s\n"
      "zip1 v17.4s, v21.4s, v20.4s\n"
      "zip1 v16.4s, v19.4s, v18.4s\n"
      "str q17, [%x[out_ptr], #0x0]\n"
      "uadalp v2.8h, v17.16b\n"
      "str q16, [%x[out_ptr], #0x10]\n"
      "uadalp v1.8h, v16.16b\n"
      "add %x[out_ptr], %x[out_ptr], #0x20\n"
      "beq 14f\n"
      "zip2 v17.4s, v21.4s, v20.4s\n"
      "zip2 v16.4s, v19.4s, v18.4s\n"
      "subs x20, x20, #0x1\n"
      "str q17, [%x[out_ptr], #0x0]\n"
      "uadalp v2.8h, v17.16b\n"
      "str q16, [%x[out_ptr], #0x10]\n"
      "uadalp v1.8h, v16.16b\n"
      "add %x[out_ptr], %x[out_ptr], #0x20\n"
      "beq 14f\n"
      "zip2 v21.4s, v29.4s, v27.4s\n"
      "zip2 v20.4s, v28.4s, v26.4s\n"
      "subs x20, x20, #0x1\n"
      "zip2 v19.4s, v25.4s, v23.4s\n"
      "zip2 v18.4s, v24.4s, v22.4s\n"
      "zip1 v17.4s, v21.4s, v20.4s\n"
      "zip1 v16.4s, v19.4s, v18.4s\n"
      "str q17, [%x[out_ptr], #0x0]\n"
      "uadalp v2.8h, v17.16b\n"
      "str q16, [%x[out_ptr], #0x10]\n"
      "uadalp v1.8h, v16.16b\n"
      "add %x[out_ptr], %x[out_ptr], #0x20\n"
      "beq 14f\n"
      "zip2 v17.4s, v21.4s, v20.4s\n"
      "zip2 v16.4s, v19.4s, v18.4s\n"
      "str q17, [%x[out_ptr], #0x0]\n"
      "uadalp v2.8h, v17.16b\n"
      "str q16, [%x[out_ptr], #0x10]\n"
      "uadalp v1.8h, v16.16b\n"
      "add %x[out_ptr], %x[out_ptr], #0x20\n"
      "14:"  // Odds skip
      "uadalp v0.4s, v2.8h\n"
      "uadalp v31.4s, v1.8h\n"
      "str q0, [%x[out_ptr], #0x0]\n"
      "str q31, [%x[out_ptr], #0x10]\n"
      "add %x[out_ptr], %x[out_ptr], #0x20\n"
      : [out_ptr] "+&r" (out_ptr), [width] "+&r" (width)
      : [first] "r" (first), [height] "r" (height), [in] "r" (in), [row_offset] "r" (row_offset)
      : "cc", "memory", "v0", "v1", "v2", "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "x28"
    );
}


#endif // __aarch64__