1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
|
/*
* Copyright (c) 2021, 2023-2024 Arm Limited.
*
* SPDX-License-Identifier: MIT
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to
* deal in the Software without restriction, including without limitation the
* rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
* sell copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in all
* copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*/
#include <cstddef>
#include <cstdint>
#if defined(ARM_COMPUTE_ENABLE_SVE)
namespace arm_conv {
namespace depthwise {
void sve_fp32_packed_to_nhwc_3x3_s2_with_multiplier_output3x3_mla_depthfirst_impl(
const float *const *const inptrs,
float *const *const outptrs,
const void *params,
const unsigned int n_output_channels,
const float activation_min,
const float activation_max
)
{
const float minmax_vals[2] = { activation_min, activation_max };
__asm__ __volatile__(
"mov x17, #0x0\n"
"ptrue p2.b\n"
"ldr x16, [%x[inptrs], #0x0]\n"
"ldr x15, [%x[inptrs], #0x8]\n"
"ldr x14, [%x[inptrs], #0x10]\n"
"ldr x13, [%x[inptrs], #0x18]\n"
"mov x12, #0x0\n"
"ldr x11, [%x[inptrs], #0x20]\n"
"ldr x10, [%x[inptrs], #0x28]\n"
"whilelt p1.s, x17, %x[channel_multiplier]\n"
"ldr x9, [%x[inptrs], #0x30]\n"
"ldp x28, x27, [%x[outptrs], #0x0]\n"
"ldp x26, x25, [%x[outptrs], #0x10]\n"
"ldp x24, x23, [%x[outptrs], #0x20]\n"
"ld1w { z24.s }, p1/Z, [%x[params]]\n"
"ldp x22, x21, [%x[outptrs], #0x30]\n"
"ldr x20, [%x[outptrs], #0x40]\n"
"ld1rqw { z2.s }, p2/Z, [x16]\n"
"ld1rqw { z3.s }, p2/Z, [x16, #16]\n"
"ld1rqw { z4.s }, p2/Z, [x15]\n"
"ld1rqw { z5.s }, p2/Z, [x15, #16]\n"
"ld1rqw { z6.s }, p2/Z, [x14]\n"
"mov z21.d, z24.d\n"
"mov z25.d, z24.d\n"
"ld1rqw { z7.s }, p2/Z, [x14, #16]\n"
"ld1rqw { z8.s }, p2/Z, [x13]\n"
"mov z27.d, z24.d\n"
"mov z26.d, z24.d\n"
"ld1rqw { z9.s }, p2/Z, [x13, #16]\n"
"ld1rqw { z10.s }, p2/Z, [x11]\n"
"mov z28.d, z24.d\n"
"mov z16.d, z24.d\n"
"ld1rqw { z11.s }, p2/Z, [x11, #16]\n"
"ld1rqw { z12.s }, p2/Z, [x10]\n"
"mov z22.d, z24.d\n"
"mov z20.d, z24.d\n"
"ld1rqw { z13.s }, p2/Z, [x10, #16]\n"
"ld1rqw { z14.s }, p2/Z, [x9]\n"
"ld1rqw { z15.s }, p2/Z, [x9, #16]\n"
"ld1rw { z23.s }, p2/Z, [%x[clamps]]\n"
"ld1rw { z19.s }, p2/Z, [%x[clamps], #4]\n"
"ld1w { z31.s }, p1/Z, [%x[params], #1, MUL VL]\n"
"ld1w { z30.s }, p1/Z, [%x[params], #2, MUL VL]\n"
"ld1w { z29.s }, p1/Z, [%x[params], #3, MUL VL]\n"
"addvl %x[params], %x[params], #4\n"
"1:" // Output channel complete vector loop
"fmla z24.s, z31.s, z2.s[0]\n"
"fmla z27.s, z31.s, z6.s[0]\n"
"mov z1.d, z10.d\n"
"incw x17\n"
"fmla z26.s, z31.s, z6.s[2]\n"
"fmla z28.s, z31.s, z7.s[0]\n"
"mov z0.d, z11.d\n"
"mov p0.b, p1.b\n"
"fmla z21.s, z31.s, z2.s[2]\n"
"fmla z25.s, z31.s, z3.s[0]\n"
"fmla z16.s, z31.s, z1.s[0]\n"
"fmla z22.s, z31.s, z1.s[2]\n"
"whilelt p1.s, x17, %x[channel_multiplier]\n"
"fmla z20.s, z31.s, z0.s[0]\n"
"fmla z24.s, z30.s, z2.s[1]\n"
"ld1w { z18.s }, p2/Z, [%x[params]]\n"
"fmla z27.s, z30.s, z6.s[1]\n"
"fmla z26.s, z30.s, z6.s[3]\n"
"fmla z28.s, z30.s, z7.s[1]\n"
"fmla z21.s, z30.s, z2.s[3]\n"
"fmla z25.s, z30.s, z3.s[1]\n"
"fmla z16.s, z30.s, z1.s[1]\n"
"fmla z22.s, z30.s, z1.s[3]\n"
"fmla z20.s, z30.s, z0.s[1]\n"
"ld1w { z17.s }, p2/Z, [%x[params], #1, MUL VL]\n"
"fmla z24.s, z29.s, z2.s[2]\n"
"fmla z27.s, z29.s, z6.s[2]\n"
"fmla z26.s, z29.s, z7.s[0]\n"
"fmla z28.s, z29.s, z7.s[2]\n"
"fmla z21.s, z29.s, z3.s[0]\n"
"fmla z25.s, z29.s, z3.s[2]\n"
"fmla z16.s, z29.s, z1.s[2]\n"
"fmla z22.s, z29.s, z0.s[0]\n"
"mov z1.d, z8.d\n"
"fmla z20.s, z29.s, z0.s[2]\n"
"mov z0.d, z9.d\n"
"fmla z24.s, z18.s, z4.s[0]\n"
"ld1w { z31.s }, p2/Z, [%x[params], #2, MUL VL]\n"
"fmla z27.s, z18.s, z1.s[0]\n"
"fmla z26.s, z18.s, z1.s[2]\n"
"mov z1.d, z12.d\n"
"fmla z28.s, z18.s, z0.s[0]\n"
"mov z0.d, z13.d\n"
"fmla z21.s, z18.s, z4.s[2]\n"
"fmla z25.s, z18.s, z5.s[0]\n"
"fmla z16.s, z18.s, z1.s[0]\n"
"fmla z22.s, z18.s, z1.s[2]\n"
"fmla z20.s, z18.s, z0.s[0]\n"
"mov z1.d, z8.d\n"
"ld1w { z18.s }, p2/Z, [%x[params], #3, MUL VL]\n"
"mov z0.d, z9.d\n"
"fmla z24.s, z17.s, z4.s[1]\n"
"fmla z27.s, z17.s, z1.s[1]\n"
"fmla z26.s, z17.s, z1.s[3]\n"
"mov z1.d, z12.d\n"
"fmla z21.s, z17.s, z4.s[3]\n"
"fmla z28.s, z17.s, z0.s[1]\n"
"mov z0.d, z13.d\n"
"fmla z25.s, z17.s, z5.s[1]\n"
"fmla z16.s, z17.s, z1.s[1]\n"
"fmla z22.s, z17.s, z1.s[3]\n"
"mov z1.d, z8.d\n"
"fmla z20.s, z17.s, z0.s[1]\n"
"mov z0.d, z9.d\n"
"fmla z24.s, z31.s, z4.s[2]\n"
"ld1w { z17.s }, p2/Z, [%x[params], #4, MUL VL]\n"
"fmla z27.s, z31.s, z1.s[2]\n"
"mov z1.d, z12.d\n"
"fmla z21.s, z31.s, z5.s[0]\n"
"fmla z26.s, z31.s, z0.s[0]\n"
"fmla z28.s, z31.s, z0.s[2]\n"
"mov z0.d, z13.d\n"
"fmla z25.s, z31.s, z5.s[2]\n"
"fmla z16.s, z31.s, z1.s[2]\n"
"mov z1.d, z10.d\n"
"fmla z22.s, z31.s, z0.s[0]\n"
"fmla z20.s, z31.s, z0.s[2]\n"
"mov z0.d, z11.d\n"
"ld1w { z29.s }, p2/Z, [%x[params], #5, MUL VL]\n"
"fmla z24.s, z18.s, z6.s[0]\n"
"fmla z27.s, z18.s, z1.s[0]\n"
"fmla z26.s, z18.s, z1.s[2]\n"
"fmla z28.s, z18.s, z0.s[0]\n"
"mov z1.d, z14.d\n"
"mov z0.d, z15.d\n"
"fmla z21.s, z18.s, z6.s[2]\n"
"fmla z25.s, z18.s, z7.s[0]\n"
"fmla z16.s, z18.s, z1.s[0]\n"
"fmla z22.s, z18.s, z1.s[2]\n"
"mov z1.d, z10.d\n"
"fmla z20.s, z18.s, z0.s[0]\n"
"mov z0.d, z11.d\n"
"fmla z24.s, z17.s, z6.s[1]\n"
"ld1w { z31.s }, p1/Z, [%x[params], #7, MUL VL]\n"
"fmla z27.s, z17.s, z1.s[1]\n"
"fmla z26.s, z17.s, z1.s[3]\n"
"mov z1.d, z14.d\n"
"fmla z28.s, z17.s, z0.s[1]\n"
"mov z0.d, z15.d\n"
"fmla z21.s, z17.s, z6.s[3]\n"
"fmla z25.s, z17.s, z7.s[1]\n"
"fmla z16.s, z17.s, z1.s[1]\n"
"fmla z22.s, z17.s, z1.s[3]\n"
"fmla z20.s, z17.s, z0.s[1]\n"
"mov z1.d, z10.d\n"
"mov z0.d, z11.d\n"
"fmla z24.s, z29.s, z6.s[2]\n"
"fmla z27.s, z29.s, z1.s[2]\n"
"mov z1.d, z14.d\n"
"fmla z21.s, z29.s, z7.s[0]\n"
"fmla z26.s, z29.s, z0.s[0]\n"
"fmla z28.s, z29.s, z0.s[2]\n"
"mov z0.d, z15.d\n"
"fmla z25.s, z29.s, z7.s[2]\n"
"fmla z16.s, z29.s, z1.s[2]\n"
"fmla z22.s, z29.s, z0.s[0]\n"
"fmla z20.s, z29.s, z0.s[2]\n"
"fmin z24.s, p2/M, z24.s, z19.s\n"
"fmin z27.s, p2/M, z27.s, z19.s\n"
"fmin z21.s, p2/M, z21.s, z19.s\n"
"fmin z26.s, p2/M, z26.s, z19.s\n"
"fmin z25.s, p2/M, z25.s, z19.s\n"
"fmin z28.s, p2/M, z28.s, z19.s\n"
"fmax z24.s, p2/M, z24.s, z23.s\n"
"fmin z16.s, p2/M, z16.s, z19.s\n"
"fmin z22.s, p2/M, z22.s, z19.s\n"
"fmin z20.s, p2/M, z20.s, z19.s\n"
"fmax z21.s, p2/M, z21.s, z23.s\n"
"fmax z25.s, p2/M, z25.s, z23.s\n"
"st1w { z24.s }, p0, [x28, x12, LSL #2]\n"
"ld1w { z24.s }, p1/Z, [%x[params], #6, MUL VL]\n"
"addvl %x[params], %x[params], #16\n"
"fmax z27.s, p2/M, z27.s, z23.s\n"
"fmax z26.s, p2/M, z26.s, z23.s\n"
"fmax z28.s, p2/M, z28.s, z23.s\n"
"fmax z16.s, p2/M, z16.s, z23.s\n"
"fmax z22.s, p2/M, z22.s, z23.s\n"
"st1w { z21.s }, p0, [x27, x12, LSL #2]\n"
"mov z21.d, z24.d\n"
"fmax z20.s, p2/M, z20.s, z23.s\n"
"st1w { z25.s }, p0, [x26, x12, LSL #2]\n"
"mov z25.d, z24.d\n"
"ld1w { z30.s }, p1/Z, [%x[params], #-8, MUL VL]\n"
"st1w { z27.s }, p0, [x25, x12, LSL #2]\n"
"mov z27.d, z24.d\n"
"ld1w { z29.s }, p1/Z, [%x[params], #-7, MUL VL]\n"
"addvl %x[params], %x[params], #-6\n"
"st1w { z26.s }, p0, [x24, x12, LSL #2]\n"
"mov z26.d, z24.d\n"
"st1w { z28.s }, p0, [x23, x12, LSL #2]\n"
"mov z28.d, z24.d\n"
"st1w { z16.s }, p0, [x22, x12, LSL #2]\n"
"mov z16.d, z24.d\n"
"st1w { z22.s }, p0, [x21, x12, LSL #2]\n"
"mov z22.d, z24.d\n"
"st1w { z20.s }, p0, [x20, x12, LSL #2]\n"
"incw x12\n"
"mov z20.d, z24.d\n"
"b.any 1b\n"
: [params] "+&r" (params)
: [channel_multiplier] "r" (n_output_channels), [clamps] "r" (minmax_vals), [inptrs] "r" (inptrs), [outptrs] "r" (outptrs)
: "cc", "memory", "p0", "p1", "p2", "x9", "x10", "x11", "x12", "x13", "x14", "x15", "x16", "x17", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "x28", "z0", "z1", "z2", "z3", "z4", "z5", "z6", "z7", "z8", "z9", "z10", "z11", "z12", "z13", "z14", "z15", "z16", "z17", "z18", "z19", "z20", "z21", "z22", "z23", "z24", "z25", "z26", "z27", "z28", "z29", "z30", "z31"
);
}
} // namespace depthwise
} // namespace arm_conv
#endif // defined(ARM_COMPUTE_ENABLE_SVE)
|