aboutsummaryrefslogtreecommitdiff
path: root/src/core/NEON/kernels/arm_gemm/kernels/sve_hybrid_fp32_mla_6x4VL.hpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/core/NEON/kernels/arm_gemm/kernels/sve_hybrid_fp32_mla_6x4VL.hpp')
-rw-r--r--src/core/NEON/kernels/arm_gemm/kernels/sve_hybrid_fp32_mla_6x4VL.hpp32
1 files changed, 28 insertions, 4 deletions
diff --git a/src/core/NEON/kernels/arm_gemm/kernels/sve_hybrid_fp32_mla_6x4VL.hpp b/src/core/NEON/kernels/arm_gemm/kernels/sve_hybrid_fp32_mla_6x4VL.hpp
index 4c0a3a11e0..1c140e0c02 100644
--- a/src/core/NEON/kernels/arm_gemm/kernels/sve_hybrid_fp32_mla_6x4VL.hpp
+++ b/src/core/NEON/kernels/arm_gemm/kernels/sve_hybrid_fp32_mla_6x4VL.hpp
@@ -22,9 +22,10 @@
* IN THE SOFTWARE.
*/
#pragma once
-#ifdef ARM_COMPUTE_ENABLE_SVE
+#ifdef ARM_COMPUTE_ENABLE_SVE
#include "../std_transforms_sve.hpp"
+#include "../performance_parameters.hpp"
#define ARGLIST \
unsigned int, const unsigned int *, \
@@ -38,11 +39,13 @@ namespace arm_gemm
{
// Actual kernel implementations
void sve_hybrid_fp32_mla_6x4VL( ARGLIST );
+void sve_hybrid_fp32_mla_6x4VL_a64fx( ARGLIST );
class cls_sve_hybrid_fp32_mla_6x4VL
{
public:
- typedef float operand_type;
+ typedef float lhs_operand_type;
+ typedef float rhs_operand_type;
typedef float result_type;
typedef void (*kern_type)( ARGLIST );
@@ -68,16 +71,37 @@ public:
return true;
}
- StdTransformsSVE<operand_type, result_type, 6, 4, 1> transforms = {};
+ StdTransformsSVE<rhs_operand_type, result_type, 6, 4, 1> transforms = {};
+ template<typename T>
+ static inline PerformanceParameters get_performance_parameters(const CPUInfo *ci)
+ {
+
+ if (std::is_same<T, float>::value) {
+ switch (ci->get_cpu_model()) {
+ default:
+ return { 6.667 };
+ }
+ }
+
+ return { 1.0 };
+ }
// Default to the generic kernel
kern_type kernel=sve_hybrid_fp32_mla_6x4VL;
- cls_sve_hybrid_fp32_mla_6x4VL(const CPUInfo *)
+ cls_sve_hybrid_fp32_mla_6x4VL(const CPUInfo *ci)
{
+ switch(ci->get_cpu_model()) {
+ default:
+ break;
+ case CPUModel::A64FX:
+ kernel=sve_hybrid_fp32_mla_6x4VL_a64fx;
+ break;
+ }
}
};
} // namespace arm_gemm
#undef ARGLIST
+
#endif // ARM_COMPUTE_ENABLE_SVE