aboutsummaryrefslogtreecommitdiff
path: root/src/core/NEON/kernels/NEGEMMInterleave4x4Kernel.cpp
diff options
context:
space:
mode:
authorAnthony Barbier <anthony.barbier@arm.com>2017-09-04 18:44:23 +0100
committerAnthony Barbier <anthony.barbier@arm.com>2018-09-17 13:03:09 +0100
commit6ff3b19ee6120edf015fad8caab2991faa3070af (patch)
treea7a6dcd16dfd56d79fa1b56a313caeebcc939b68 /src/core/NEON/kernels/NEGEMMInterleave4x4Kernel.cpp
downloadComputeLibrary-6ff3b19ee6120edf015fad8caab2991faa3070af.tar.gz
COMPMID-344 Updated doxygen
Change-Id: I32f7b84daa560e460b77216add529c8fa8b327ae
Diffstat (limited to 'src/core/NEON/kernels/NEGEMMInterleave4x4Kernel.cpp')
-rw-r--r--src/core/NEON/kernels/NEGEMMInterleave4x4Kernel.cpp191
1 files changed, 191 insertions, 0 deletions
diff --git a/src/core/NEON/kernels/NEGEMMInterleave4x4Kernel.cpp b/src/core/NEON/kernels/NEGEMMInterleave4x4Kernel.cpp
new file mode 100644
index 0000000000..3ff8b7b201
--- /dev/null
+++ b/src/core/NEON/kernels/NEGEMMInterleave4x4Kernel.cpp
@@ -0,0 +1,191 @@
+/*
+ * Copyright (c) 2016, 2017 ARM Limited.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a copy
+ * of this software and associated documentation files (the "Software"), to
+ * deal in the Software without restriction, including without limitation the
+ * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
+ * sell copies of the Software, and to permit persons to whom the Software is
+ * furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in all
+ * copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
+ * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
+ * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
+ * SOFTWARE.
+ */
+#include "arm_compute/core/NEON/kernels/NEGEMMInterleave4x4Kernel.h"
+
+#include "arm_compute/core/Error.h"
+#include "arm_compute/core/Helpers.h"
+#include "arm_compute/core/ITensor.h"
+#include "arm_compute/core/NEON/INEKernel.h"
+#include "arm_compute/core/Types.h"
+#include "arm_compute/core/Validate.h"
+#include "arm_compute/core/Window.h"
+
+#include <arm_neon.h>
+#include <cstddef>
+#include <cstdint>
+#include <tuple>
+
+using namespace arm_compute;
+
+namespace
+{
+void gemm_interleave_8bit_elements(const ITensor *input, ITensor *output, const Window &window)
+{
+ const size_t in_stride = input->info()->strides_in_bytes()[1];
+
+ // Set window for output tensor
+ Window win_out(window);
+ win_out.scale(Window::DimY, 0.25f);
+ Iterator in(input, window);
+
+ win_out.set_dimension_step(Window::DimX, 32);
+ Iterator out(output, win_out);
+
+ execute_window_loop(window, [&](const Coordinates &)
+ {
+ const uint8x8x4_t data =
+ {
+ {
+ vld1_u8(in.ptr() + 0 * in_stride),
+ vld1_u8(in.ptr() + 1 * in_stride),
+ vld1_u8(in.ptr() + 2 * in_stride),
+ vld1_u8(in.ptr() + 3 * in_stride),
+ }
+ };
+ vst4_u8(out.ptr(), data);
+ },
+ in, out);
+}
+
+void gemm_interleave_16bit_elements(const ITensor *input, ITensor *output, const Window &window)
+{
+ const size_t in_stride = input->info()->strides_in_bytes()[1];
+
+ // Set window for output tensor
+ Window win_out(window);
+ win_out.scale(Window::DimY, 0.25f);
+ Iterator in(input, window);
+
+ win_out.set_dimension_step(Window::DimX, 16);
+ Iterator out(output, win_out);
+
+ execute_window_loop(window, [&](const Coordinates & id)
+ {
+ const uint16x4x4_t data =
+ {
+ {
+ vld1_u16(reinterpret_cast<uint16_t *>(in.ptr() + 0 * in_stride)),
+ vld1_u16(reinterpret_cast<uint16_t *>(in.ptr() + 1 * in_stride)),
+ vld1_u16(reinterpret_cast<uint16_t *>(in.ptr() + 2 * in_stride)),
+ vld1_u16(reinterpret_cast<uint16_t *>(in.ptr() + 3 * in_stride)),
+ }
+ };
+ vst4_u16(reinterpret_cast<uint16_t *>(out.ptr()), data);
+ },
+ in, out);
+}
+
+void gemm_interleave_32bit_elements(const ITensor *input, ITensor *output, const Window &window)
+{
+ const size_t in_stride = input->info()->strides_in_bytes()[1];
+
+ // Set window for output tensor
+ Window win_out(window);
+ win_out.scale(Window::DimY, 0.25f);
+ Iterator in(input, window);
+
+ win_out.set_dimension_step(Window::DimX, 16);
+ Iterator out(output, win_out);
+
+ execute_window_loop(window, [&](const Coordinates & id)
+ {
+ const uint32x4x4_t data =
+ {
+ {
+ vld1q_u32(reinterpret_cast<uint32_t *>(in.ptr() + 0 * in_stride)),
+ vld1q_u32(reinterpret_cast<uint32_t *>(in.ptr() + 1 * in_stride)),
+ vld1q_u32(reinterpret_cast<uint32_t *>(in.ptr() + 2 * in_stride)),
+ vld1q_u32(reinterpret_cast<uint32_t *>(in.ptr() + 3 * in_stride))
+ }
+ };
+ vst4q_u32(reinterpret_cast<uint32_t *>(out.ptr()), data);
+ },
+ in, out);
+}
+} // namespace
+
+NEGEMMInterleave4x4Kernel::NEGEMMInterleave4x4Kernel()
+ : _func(nullptr)
+{
+}
+
+void NEGEMMInterleave4x4Kernel::configure(const ITensor *input, ITensor *output)
+{
+ ARM_COMPUTE_ERROR_ON_DATA_TYPE_CHANNEL_NOT_IN(input, 1, DataType::QS8, DataType::U8, DataType::S8, DataType::U16, DataType::S16, DataType::U32, DataType::S32, DataType::F16, DataType::F32);
+ ARM_COMPUTE_ERROR_ON_DATA_TYPE_CHANNEL_NOT_IN(output, 1, DataType::QS8, DataType::U8, DataType::S8, DataType::U16, DataType::S16, DataType::U32, DataType::S32, DataType::F16, DataType::F32);
+ ARM_COMPUTE_ERROR_ON_MISMATCHING_DATA_TYPES(input, output);
+ ARM_COMPUTE_ERROR_ON(output->info()->dimension(0) != input->info()->dimension(0) * 4);
+ ARM_COMPUTE_ERROR_ON(output->info()->dimension(1) != std::ceil(input->info()->dimension(1) / 4.0f));
+
+ _input = input;
+ _output = output;
+
+ unsigned int num_elems_processed_per_iteration_x = 4;
+ constexpr unsigned int num_elems_processed_per_iteration_y = 4;
+
+ switch(input->info()->element_size())
+ {
+ case 1:
+ num_elems_processed_per_iteration_x = 8;
+ _func = &gemm_interleave_8bit_elements;
+ break;
+ case 2:
+ _func = &gemm_interleave_16bit_elements;
+ break;
+ case 4:
+ _func = &gemm_interleave_32bit_elements;
+ break;
+ default:
+ ARM_COMPUTE_ERROR_ON("Element size not supported");
+ break;
+ }
+
+ // Configure kernel window
+ Window win = calculate_max_window(*input->info(), Steps(num_elems_processed_per_iteration_x, num_elems_processed_per_iteration_y));
+
+ AccessWindowRectangle output_access(output->info(), 0, 0, num_elems_processed_per_iteration_x * num_elems_processed_per_iteration_y, 1, 4.0f, 0.25f);
+ AccessWindowRectangle input_access(input->info(), 0, 0, num_elems_processed_per_iteration_x, num_elems_processed_per_iteration_y);
+ update_window_and_padding(win, output_access, input_access);
+
+ output_access.set_valid_region(win, input->info()->valid_region());
+
+ INEKernel::configure(win);
+}
+
+void NEGEMMInterleave4x4Kernel::run(const Window &window)
+{
+ ARM_COMPUTE_ERROR_ON_UNCONFIGURED_KERNEL(this);
+ ARM_COMPUTE_ERROR_ON_INVALID_SUBWINDOW(INEKernel::window(), window);
+ ARM_COMPUTE_ERROR_ON(_func == nullptr);
+ /*
+ * This kernel puts the values in a 4x4 block of Matrix A on the same row (Interleaved values)
+ * |a00 a01 a02 a03|
+ * |a10 a11 a12 a13|
+ * |a20 a21 a22 a23| = | a00 a10 a20 a30 || a01 a11 a21 a31 || a02 a12 a22 a32 || a03 a13 a23 a33 |
+ * |a30 a31 a32 a33|
+ *
+ * After this operation, the output matrix will have the following shape: [ height * 4, ceil(width / 4.0f) ]
+ */
+ (*_func)(_input, _output, window);
+}