aboutsummaryrefslogtreecommitdiff
path: root/operators/tensor/conv2d_1x3/conv2d_1x3_1x65535x3x1_i8xi8_acci32_st11_pad1110_dilat11/test.json
diff options
context:
space:
mode:
Diffstat (limited to 'operators/tensor/conv2d_1x3/conv2d_1x3_1x65535x3x1_i8xi8_acci32_st11_pad1110_dilat11/test.json')
-rw-r--r--operators/tensor/conv2d_1x3/conv2d_1x3_1x65535x3x1_i8xi8_acci32_st11_pad1110_dilat11/test.json154
1 files changed, 154 insertions, 0 deletions
diff --git a/operators/tensor/conv2d_1x3/conv2d_1x3_1x65535x3x1_i8xi8_acci32_st11_pad1110_dilat11/test.json b/operators/tensor/conv2d_1x3/conv2d_1x3_1x65535x3x1_i8xi8_acci32_st11_pad1110_dilat11/test.json
new file mode 100644
index 000000000..6192bbd64
--- /dev/null
+++ b/operators/tensor/conv2d_1x3/conv2d_1x3_1x65535x3x1_i8xi8_acci32_st11_pad1110_dilat11/test.json
@@ -0,0 +1,154 @@
+{
+ version: {
+ _major: 0,
+ _minor: 51,
+ _patch: 0,
+ _draft: true
+ },
+ regions: [
+ {
+ name: "main",
+ blocks: [
+ {
+ name: "main",
+ operators: [
+ {
+ op: "CONST",
+ attribute_type: "NONE",
+ inputs: [
+
+ ],
+ outputs: [
+ "const-1"
+ ]
+ },
+ {
+ op: "CONST",
+ attribute_type: "NONE",
+ inputs: [
+
+ ],
+ outputs: [
+ "const-2"
+ ]
+ },
+ {
+ op: "CONV2D",
+ attribute_type: "ConvAttribute",
+ attribute: {
+ pad: [
+ 1,
+ 1,
+ 1,
+ 0
+ ],
+ stride: [
+ 1,
+ 1
+ ],
+ dilation: [
+ 1,
+ 1
+ ],
+ input_zp: 53,
+ weight_zp: -38
+ },
+ inputs: [
+ "input-0",
+ "const-1",
+ "const-2"
+ ],
+ outputs: [
+ "result-0"
+ ]
+ }
+ ],
+ tensors: [
+ {
+ name: "input-0",
+ shape: [
+ 1,
+ 65535,
+ 3,
+ 1
+ ],
+ type: "INT8"
+ },
+ {
+ name: "const-1",
+ shape: [
+ 5,
+ 1,
+ 3,
+ 1
+ ],
+ type: "INT8",
+ data: [
+ 20,
+ 163,
+ 120,
+ 145,
+ 161,
+ 134,
+ 77,
+ 118,
+ 40,
+ 204,
+ 177,
+ 198,
+ 207,
+ 148,
+ 213
+ ]
+ },
+ {
+ name: "const-2",
+ shape: [
+ 5
+ ],
+ type: "INT32",
+ data: [
+ 202,
+ 175,
+ 56,
+ 116,
+ 129,
+ 66,
+ 132,
+ 247,
+ 235,
+ 103,
+ 162,
+ 192,
+ 113,
+ 140,
+ 6,
+ 188,
+ 193,
+ 163,
+ 182,
+ 157
+ ]
+ },
+ {
+ name: "result-0",
+ shape: [
+ 1,
+ 65537,
+ 2,
+ 5
+ ],
+ type: "INT32"
+ }
+ ],
+ inputs: [
+ "input-0"
+ ],
+ outputs: [
+ "result-0"
+ ]
+ }
+ ]
+ }
+ ]
+}