Age | Commit message (Collapse) | Author |
|
- With the update of ConvertU8toF16 to store F16 data in
- F16 containers instead of F32, need to update the
- function caller to have updated signatures
Signed-off-by: Jerry Ge <jerry.ge@arm.com>
Change-Id: I8568120c5e67e837eaf6ec70f8db791c4e33d48b
|
|
This patch adjusts reference model for attribute name changes in
tosa.fb schema, and for obsoleted slice/tile/reshape attributes
also updated examples due to the breaking tosa flatbuffers changes
Signed-off-by: Tai Ly <tai.ly@arm.com>
Change-Id: I105eb99a4c35f289c5078aed0a7f9cbb6dfe9123
|
|
Add general validateData function used by ABS_ERROR, ULP,
RELATIVE and REDUCE_PRODUCT to find and output largest deviance
from the error bounds.
Clean up naming inconsistencies bewteen verify modes.
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: Ib903faf36f784cacae91edab61d8e489461a727c
|
|
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I1fb734285c60f71a74a5815e76ace51ace719400
|
|
This patch implements changes needed for resize op's
scale/offset/border changing from attributes to inputs
Signed-off-by: Tai Ly <tai.ly@arm.com>
Change-Id: I20db0687fad40711f3ded644af51096292dd05b3
|
|
also check if tensors of start and size are allocated.
Change-Id: I6a72d11ebcb8d0725fe267058dfd792102459427
Signed-off-by: TatWai Chong <tatwai.chong@arm.com>
|
|
* Int16/UInt16 reference outputs were previously saved to INT32
* Save those in their native dtypes and updated other affected code
Signed-off-by: Jerry Ge <jerry.ge@arm.com>
Change-Id: I0c3b7fba096a8cb1ddabef20ad13498b8f46d36f
|
|
Right shift result on i32_t data type only, i.e. other data types
don't carry the shift operand.
In the spec, the shift type is a tensor in MT profile and is an
attribute in BI/MI profiles. Currently we treat the shift as tensor
throughout.
In implementation, since `ternaryExpr` is not implemented in Eigen,
decompose the original calculation into multiply and shift operation
seperately, and execute them via `binaryExpr`.
Change-Id: I349f4969545134ac5f13bc83032cd75cca3e7ba0
Signed-off-by: TatWai Chong <tatwai.chong@arm.com>
|
|
Signed-off-by: Won Jeon <won.jeon@arm.com>
Change-Id: I99b70f94aff2ccd4af64875697e124eb60bc5b08
|
|
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I365da379f599e5eca1841e6d299b4005a7b0f082
|
|
Add RELATIVE verify mode for RESIZE.
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I4fe352579507211dae7a048bf080c24426ce42a2
|
|
Correct ref model to produce imaginery values of zero as specification
indicates at certain output positions.
Fix up precise and abs modes for RFFT2D in ref model to produce correct
results and bounds using abs weights.
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I33767e4219a260278f7933f28b1799223a95a3cc
|
|
Signed-off-by: evacha01 <evan.chandler@arm.com>
Change-Id: Ie05f88db15cd07fd5483ab669329d7048bd3349c
|
|
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I8f7678706e517d7f8d9742dcddd0ea5875b30a00
|
|
Improve access to DOT_PRODUCT generator index and location for debugging.
Enable multiple result files for compliance and improve output.
Fix up precise and abs modes for FFT2D in ref model to produce correct results
and bounds using abs weights.
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: Ide0c9f9f80397e5f1e07ca30a1036d6014b5784d
|
|
Signed-off-by: evacha01 <evan.chandler@arm.com>
Change-Id: I95b931c032ce16c56ee05caab4dd26ea89557b3c
|
|
Signed-off-by: Eric Kunze <eric.kunze@arm.com>
Change-Id: I7296840137d29718d14ca1470d02a806d880bc11
|
|
This offers dynamism support for slice op.
Change-Id: I4521c072c663a01e03e575e0cbbc8671c832f646
Signed-off-by: TatWai Chong <tatwai.chong@arm.com>
|
|
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: Ibab6aa2bbaee95f4ead737249d72e9169298bdde
|
|
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: If748c75ac713bb5bd7c7e6bc787ce9993a97a8a0
|
|
Changed to use pad input of PadOp for testing.
The pad input is now a tensor of tosa.shape type.
moved padding error checking from checkTensorAttributes to eval
modified pad's PadOutputShapeMismatch test generation to avoid
generating output shapes with dimensions <= 0
Signed-off-by: Tai Ly <tai.ly@arm.com>
Change-Id: I437c86d9a012903458a648667f6693db67b97d76
|
|
With recent changes for Tile and Reshape operators some input
tensors are now required to have a "shape" type but it's not
supported by the ModelRunner. This patch adds ability to set
input tensors of type TOSA_REF_TYPE_SHAPE.
Signed-off-by: Dmitrii Agibov <dmitrii.agibov@arm.com>
Change-Id: I3b721e933548d0dd72319aeb2de01ae249ccb6a6
|
|
Update data generator for main compliance values.
Add test generation support.
Fixed test set by including large 65k tests that were missing.
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I8668c774e01c17e5d999aadf99c317e2dd893857
|
|
Added DEPTHWISE_CONV2D data generation.
Updated test generation for FP16 and FP32.
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I0471d0a1e4e279a27233f4d285082906ceea1bff
|
|
Signed-off-by: Eric Kunze <eric.kunze@arm.com>
Change-Id: I85595b1ea82e3a9db8e5f654767a911fa58c842f
|
|
Signed-off-by: evacha01 <evan.chandler@arm.com>
Change-Id: Ib9d0abe0bd8826ca5ac051a5fe6ba18e1ba727f1
|
|
Signed-off-by: Won Jeon <won.jeon@arm.com>
Change-Id: Id37100ba8bc2ac64b1f54788c6f765fedfab0816
|
|
* Int8/UInt8 reference outputs were previously saved to INT32
* Save those in their native dtypes and updated other affected code
Signed-off-by: Jerry Ge <jerry.ge@arm.com>
Georgios Pinitas <georgios.pinitas@arm.com>
Change-Id: Id65fc8773150d3c56bc2c72789a6a0d3c78cd363
|
|
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: Id0030fbd1b3b7a526dc17e947a433b4957dbf5e4
|
|
Signed-off-by: Won Jeon <won.jeon@arm.com>
Change-Id: Iaf59472cb32e03a92bad87ae9dba1b7548f20268
|
|
- fixed up reshape conformance tests to use shape input instead of attribute
- fixed up tile conformance tests to use shape input instead of attribute
- fixed output and output rank of dim op
- allow rank 0 and rank 1 tensors for tosa.shape values (for shape = {})
- added initialization of rank 0 const_shape tensors (for shape = {})
- Update conformance tests to use new rescale attributes
Signed-off-by: Tai Ly <tai.ly@arm.com>
Signed-off-by: Won Jeon <won.jeon@arm.com>
Change-Id: I6cce0d2a9ab066fe20a2abf9d2cfde3eb3d8c18b
|
|
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I7f7449c652844097fec6226bcc32ca765b40bc04
|
|
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: If08c560eac171124641dac66d7de9d5053db72df
|
|
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I7276f2db39e67314c950e972cc1a97b7796dcd18
|
|
Add support for Fp64 tensors in the eager runner's
helper functions, when precise mode is enabled.
Signed-off-by: Fabrizio Indirli <Fabrizio.Indirli@arm.com>
Change-Id: Ib737c0d18fb1c7ac40ce6ea03a4fbcefae88ba5c
|
|
int8/int16 should be used for the clamping, not int32_t
Signed-off-by: Eric Kunze <eric.kunze@arm.com>
Change-Id: I18209ca76cc83d95dc61f20f88344aafdbd72033
|
|
Update the minimum cmake version to 3.16 and set policy CMP0135
Signed-off-by: Eric Kunze <eric.kunze@arm.com>
Change-Id: Idd96c7a318f9458e39d38cd07cf29b9ac6ee63ad
|
|
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I7b0b14475fc4397baa404d57e03d6ca2f73ea746
|
|
Update and fix REDUCE_PRODUCT compliance verify lib support.
Added compliance test generation with data range to not cause infs.
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I3b3004c6caa80d97e330a6393f435f5270b56e21
|
|
Add lower bound to ABS ERROR checks to allow for cancellation of
small values in error bounds checking.
Re-adjust the error bounds multiplier to match the specification.
Fix up naming of verify library info structs.
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I3e178c3d7d59fef9c3696178646b23ed2a3ffc61
|
|
The operators API generated by the script is no longer used
and could be removed from the project.
Signed-off-by: Dmitrii Agibov <dmitrii.agibov@arm.com>
Change-Id: Ia611b069463b3aded7d6546987c2323674184673
|
|
- For Casting from Float to Integers, if the input float is greater
than INT_MAX, an overflow will happen when calling rint which causes the
clipplings to be ineffectives
- Moved all the range checks and clippings before rint to avoid this
issue
Signed-off-by: Jerry Ge <jerry.ge@arm.com>
Change-Id: Ic189d59685b6d36464e3ef26766665148a660a14
|
|
- With input of 2147483648.00, the output overflows to -2147483648
- The root cause is the following:
- std::rint still returns float, the existing implementation is
forcing a cast from that float to int32_t
- when the input is over INT32_MAX, the output right after rint will
overflow which casues the clipplings later to be ineffective
- Instead, perform the range check before rint
Signed-off-by: Jerry Ge <jerry.ge@arm.com>
Change-Id: Ib5a8cfd98aea17e326f8b11097beeb2d2b3efac9
|
|
Test generation changed to only produce static reshape tests
Reference model changed to produce ERROR_IF on inferred shapes
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I92c92a40e7c0e457961bc654630040dff79a750b
|
|
Added indices shuffling and random INT32 support to generate lib
with testing of these new random generator modes
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I058d8b092470228075e8fe69c2ededa639163003
|
|
Signed-off-by: Eric Kunze <eric.kunze@arm.com>
Change-Id: Ife703534594713616a992c460d201a8666c7b770
|
|
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I35d14e3e9f80198c1da3d267f12bc7a9a055e698
|
|
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: I3555e7216d403d436bf6e39d4b16bb000645c4bb
|
|
Some operators (e.g. Concat) expect list of tensor as an input
parameter. Currently operators API does not support passing
such parameters from the client code.
In order to enable it:
- Add new type tensor_list_t
- Update operators API generation script to support new type
- Add unit test for operator Concat
Signed-off-by: Dmitrii Agibov <dmitrii.agibov@arm.com>
Change-Id: Ib2f61bcea5e5ecabf56ce031d905cb46a4cc68ea
|
|
Implement support of int16_t inputs through int32_t underlying storage
buffers. Values are upcasted/downcasted as needed through explicit copy.
Signed-off-by: Georgios Pinitas <georgios.pinitas@arm.com>
Change-Id: I3752d98531c859002539bf1cb65413ceeff05e95
|