aboutsummaryrefslogtreecommitdiff
path: root/ethosu/vela/architecture_features.py
diff options
context:
space:
mode:
authorJohan Alfven <johan.alfven@arm.com>2024-04-02 16:32:54 +0200
committerJohan Alfven <johan.alfven@arm.com>2024-04-03 19:43:44 +0200
commit55d90dd1f51e95e3b066ab2976b595107cc485c9 (patch)
tree5880ca8e021724367550134621581a8da3bbfbc7 /ethosu/vela/architecture_features.py
parente4d2f218fbdba4aa58380e9dfc42688330a70512 (diff)
downloadethos-u-vela-55d90dd1f51e95e3b066ab2976b595107cc485c9.tar.gz
MLBEDSW-8873: MLCE: Update LUT index calculation
- A network containing several softmax operators caused an output diff - The problem was that the code that detects if the LUT is already in internal SRAM calculated everything correctly except for which lut index to use. - The code should use the slot_size and not then LUT size when calculating the index which fixes this problem. - Updated unit tests Change-Id: I07686651a883ccbba7c173e7191eb21f9ff15bf5 Signed-off-by: Johan Alfven <johan.alfven@arm.com>
Diffstat (limited to 'ethosu/vela/architecture_features.py')
-rw-r--r--ethosu/vela/architecture_features.py1
1 files changed, 1 insertions, 0 deletions
diff --git a/ethosu/vela/architecture_features.py b/ethosu/vela/architecture_features.py
index 5c485bbf..44b28c6d 100644
--- a/ethosu/vela/architecture_features.py
+++ b/ethosu/vela/architecture_features.py
@@ -397,6 +397,7 @@ class ArchitectureFeatures:
self.shram_total_banks = accel_config.shram_banks - self.shram_reserved_unused_banks
self.shram_bank_granules = np.array(accel_config.shram_granules, np.int32)
self.shram_lut_size = 2048
+ self.shram_lut_slot_size = 256
# SHRAM base address of the activation lookup table
self.shram_lut_address = self.shram_bank_size * self.available_shram_banks(True)