blob: bef2bdc66868569fbfb014d029ac23a8d2fd1f2f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
//
// Copyright © 2020 Arm Ltd and Contributors. All rights reserved.
// SPDX-License-Identifier: MIT
//
#include "RefLogicalUnaryWorkload.hpp"
#include "Decoders.hpp"
#include "ElementwiseFunction.hpp"
#include "Encoders.hpp"
#include "RefWorkloadUtils.hpp"
#include <Profiling.hpp>
#include <armnn/TypesUtils.hpp>
namespace armnn
{
RefLogicalUnaryWorkload::RefLogicalUnaryWorkload(const ElementwiseUnaryQueueDescriptor& desc,
const WorkloadInfo& info)
: BaseWorkload<ElementwiseUnaryQueueDescriptor>(desc, info)
{}
void RefLogicalUnaryWorkload::Execute() const
{
Execute(m_Data.m_Inputs, m_Data.m_Outputs);
}
void RefLogicalUnaryWorkload::ExecuteAsync(WorkingMemDescriptor &workingMemDescriptor)
{
Execute(workingMemDescriptor.m_Inputs, workingMemDescriptor.m_Outputs);
}
void RefLogicalUnaryWorkload::Execute(std::vector<ITensorHandle*> inputs, std::vector<ITensorHandle*> outputs) const
{
ARMNN_SCOPED_PROFILING_EVENT(Compute::CpuRef, "RefLogicalUnaryWorkload_Execute");
const TensorInfo& inputInfo = GetTensorInfo(inputs[0]);
const TensorInfo& outputInfo = GetTensorInfo(outputs[0]);
const TensorShape& inShape = inputInfo.GetShape();
const TensorShape& outShape = outputInfo.GetShape();
std::unique_ptr<Decoder<InType>> input = MakeDecoder<InType>(inputInfo, inputs[0]->Map());
std::unique_ptr<Encoder<OutType>> output = MakeEncoder<OutType>(outputInfo, outputs[0]->Map());
using NotFunction = LogicalUnaryFunction<std::logical_not<bool>>;
switch (m_Data.m_Parameters.m_Operation)
{
case UnaryOperation::LogicalNot:
{
NotFunction(inShape, outShape, *input, *output);
break;
}
default:
{
throw InvalidArgumentException(std::string("Unsupported Logical Unary operation") +
GetUnaryOperationAsCString(m_Data.m_Parameters.m_Operation), CHECK_LOCATION());
}
}
}
} // namespace armnn
|
