blob: 061788f81a6159b4df188bbf09915f170e04db84 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
|
//
// Copyright © 2017 Arm Ltd. All rights reserved.
// SPDX-License-Identifier: MIT
//
#pragma once
#include <armnn/backends/Workload.hpp>
#include <arm_compute/runtime/CL/functions/CLElementwiseOperations.h>
namespace armnn
{
arm_compute::Status ClMinimumWorkloadValidate(const TensorInfo& input0,
const TensorInfo& input1,
const TensorInfo& output);
class ClMinimumWorkload : public BaseWorkload<MinimumQueueDescriptor>
{
public:
ClMinimumWorkload(const MinimumQueueDescriptor& descriptor,
const WorkloadInfo& info,
const arm_compute::CLCompileContext& clCompileContext);
void Execute() const override;
private:
mutable arm_compute::CLElementwiseMin m_MinimumLayer;
};
} //namespace armnn
|
