blob: 475e57f8dc68c9b6e33ac0854d4b1d0bb0e8b5dc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
//
// Copyright © 2020 Arm Ltd and Contributors. All rights reserved.
// SPDX-License-Identifier: MIT
//
#include "ClLogicalNotWorkload.hpp"
#include "ClWorkloadUtils.hpp"
#include <armnn/utility/PolymorphicDowncast.hpp>
#include <aclCommon/ArmComputeTensorUtils.hpp>
#include <cl/ClTensorHandle.hpp>
namespace armnn
{
using namespace armcomputetensorutils;
arm_compute::Status ClLogicalNotWorkloadValidate(const TensorInfo& input,
const TensorInfo& output)
{
const arm_compute::TensorInfo aclInputInfo = BuildArmComputeTensorInfo(input);
const arm_compute::TensorInfo aclOutputInfo = BuildArmComputeTensorInfo(output);
const arm_compute::Status aclStatus = arm_compute::CLLogicalNot::validate(&aclInputInfo,
&aclOutputInfo);
return aclStatus;
}
ClLogicalNotWorkload::ClLogicalNotWorkload(const ElementwiseUnaryQueueDescriptor& descriptor,
const WorkloadInfo& info,
const arm_compute::CLCompileContext& clCompileContext)
: BaseWorkload<ElementwiseUnaryQueueDescriptor>(descriptor, info)
{
m_Data.ValidateInputsOutputs("ClLogicalNotWorkload", 1, 1);
arm_compute::ICLTensor& input = PolymorphicDowncast<ClTensorHandle*>(m_Data.m_Inputs[0])->GetTensor();
arm_compute::ICLTensor& output = PolymorphicDowncast<ClTensorHandle*>(m_Data.m_Outputs[0])->GetTensor();
m_LogicalNotLayer.configure(clCompileContext, &input, &output);
}
void ClLogicalNotWorkload::Execute() const
{
ARMNN_SCOPED_PROFILING_EVENT_CL("ClLogicalNotWorkload_Execute");
m_LogicalNotLayer.run();
}
} // namespace armnn
|
