1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
|
//
// Copyright © 2021 Arm Ltd and Contributors. All rights reserved.
// SPDX-License-Identifier: MIT
//
#include "PreluTestHelper.hpp"
#include <armnn_delegate.hpp>
#include <flatbuffers/flatbuffers.h>
#include <tensorflow/lite/interpreter.h>
#include <tensorflow/lite/kernels/register.h>
#include <tensorflow/lite/model.h>
#include <tensorflow/lite/schema/schema_generated.h>
#include <tensorflow/lite/version.h>
#include <doctest/doctest.h>
namespace armnnDelegate {
void PreluFloatSimpleTest(std::vector <armnn::BackendId>& backends, bool isAlphaConst, bool isDynamicOutput = false) {
std::vector<int32_t> inputShape { 1, 2, 3 };
std::vector<int32_t> alphaShape { 1 };
std::vector<int32_t> outputShape { 1, 2, 3 };
if (isDynamicOutput)
{
outputShape.clear();
}
std::vector<float> inputData = { -14.f, 2.f, 0.f, 1.f, -5.f, 14.f };
std::vector<float> alphaData = { 0.5f };
std::vector<float> expectedOutput = { -7.f, 2.f, 0.f, 1.f, -2.5f, 14.f };
PreluTest(tflite::BuiltinOperator_PRELU,
::tflite::TensorType_FLOAT32,
backends,
inputShape,
alphaShape,
outputShape,
inputData,
alphaData,
expectedOutput,
isAlphaConst);
}
TEST_SUITE("Prelu_CpuRefTests")
{
TEST_CASE ("PreluFp32SimpleConstTest_CpuRef_Test")
{
std::vector<armnn::BackendId> backends = { armnn::Compute::CpuRef };
PreluFloatSimpleTest(backends, true);
}
TEST_CASE ("PreluFp32SimpleTest_CpuRef_Test")
{
std::vector<armnn::BackendId> backends = { armnn::Compute::CpuRef };
PreluFloatSimpleTest(backends, false);
}
TEST_CASE ("PreluFp32SimpleConstDynamicTest_CpuRef_Test")
{
std::vector<armnn::BackendId> backends = { armnn::Compute::CpuRef };
PreluFloatSimpleTest(backends, true, true);
}
TEST_CASE ("PreluFp32SimpleDynamicTest_CpuRef_Test")
{
std::vector<armnn::BackendId> backends = { armnn::Compute::CpuRef };
PreluFloatSimpleTest(backends, false, true);
}
} // TEST_SUITE("Prelu_CpuRefTests")
TEST_SUITE("Prelu_CpuAccTests")
{
TEST_CASE ("PreluFp32SimpleConstTest_CpuAcc_Test")
{
std::vector<armnn::BackendId> backends = { armnn::Compute::CpuAcc };
PreluFloatSimpleTest(backends, true);
}
TEST_CASE ("PreluFp32SimpleTest_CpuAcc_Test")
{
std::vector<armnn::BackendId> backends = { armnn::Compute::CpuAcc };
PreluFloatSimpleTest(backends, false);
}
TEST_CASE ("PreluFp32SimpleConstDynamicTest_CpuAcc_Test")
{
std::vector<armnn::BackendId> backends = { armnn::Compute::CpuAcc };
PreluFloatSimpleTest(backends, true, true);
}
TEST_CASE ("PreluFp32SimpleDynamicTest_CpuAcc_Test")
{
std::vector<armnn::BackendId> backends = { armnn::Compute::CpuAcc };
PreluFloatSimpleTest(backends, false, true);
}
} // TEST_SUITE("Prelu_CpuAccTests")
TEST_SUITE("Prelu_GpuAccTests")
{
TEST_CASE ("PreluFp32SimpleConstTest_GpuAcc_Test")
{
std::vector<armnn::BackendId> backends = { armnn::Compute::GpuAcc };
PreluFloatSimpleTest(backends, true);
}
TEST_CASE ("PreluFp32SimpleTest_GpuAcc_Test")
{
std::vector<armnn::BackendId> backends = { armnn::Compute::GpuAcc };
PreluFloatSimpleTest(backends, false);
}
TEST_CASE ("PreluFp32SimpleConstDynamicTest_GpuAcc_Test")
{
std::vector<armnn::BackendId> backends = { armnn::Compute::GpuAcc };
PreluFloatSimpleTest(backends, true, true);
}
TEST_CASE ("PreluFp32SimpleDynamicTest_GpuAcc_Test")
{
std::vector<armnn::BackendId> backends = { armnn::Compute::GpuAcc };
PreluFloatSimpleTest(backends, false, true);
}
} // TEST_SUITE("Prelu_GpuAccTests")
}
|
