Age | Commit message (Collapse) | Author |
|
Signed-off-by: Narumol Prangnawarat <narumol.prangnawarat@arm.com>
Change-Id: I2f9d9968cbfda3ec3eadbe9a746e93e816989a3d
|
|
* Increased MaxNumOfTensorDimensions and fixed issues related to its use
* Fixed issues caused by assuming 5d tensors are invalid
* Updated ArmComputeTensorUtils for 5d tensors
* Added 5d tensor unit tests for add, mul, stack and reshape (needed by IVGCVSW-3527)
Signed-off-by: Matthew Jackson <matthew.jackson@arm.com>
Change-Id: I5bcd64942d0d04efcc6c5acb240ad4b88e010743
|
|
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: I63493ddb7598515773073deb6db2eb3a635c5dfe
|
|
Signed-off-by: Narumol Prangnawarat <narumol.prangnawarat@arm.com>
Change-Id: I8d6474389376f715074bfa7a75613dbda35bcc6a
|
|
Change-Id: I9144fb6b7d05561b5b8fd9db5dbe31c9257f10ca
Signed-off-by: Nattapat Chaimanowong <nattapat.chaimanowong@arm.com>
|
|
* Removes data format check from NE and CL CopyLayerKernel to fix customer issue
with Resnet v1 and v2 50 models failing to run
* COMPMID-2075 Fix Segfault in NELSTM (2761c2f0b60175469e959982a25ff0abdca6c9ce)
* Added include <functional> to include/armnn/Types.hpp to fix compile failure on CI
!android-nn-driver:891
Change-Id: Icbe58b7e6d3276b0e983bdd1c004906b3d0a7a6e
Signed-off-by: Jim Flynn <jim.flynn@arm.com>
|
|
Change-Id: I111eab934824348f5e9c1d1384be5a24546dc19a
Signed-off-by: Matthew Bentham <matthew.bentham@arm.com>
|
|
Change-Id: Ib110f8fe8b8980ad948d2ca22061e9d020cb33d7
Signed-off-by: Matthew Bentham <matthew.bentham@arm.com>
|
|
* Made changes to LoadedNetwork and IWorkload to pass on the registered
callback function
Change-Id: I6ea10f2a299d6de8bf681c8ff36d3fbed1d6d887
Signed-off-by: Nattapat Chaimanowong <nattapat.chaimanowong@arm.com>
|
|
Change-Id: I76f4e7db55b0efbb1a5f7d1a32bf451e66add0c7
Signed-off-by: Nattapat Chaimanowong <nattapat.chaimanowong@arm.com>
|
|
* Minor code cleanup and refactoring
Change-Id: I9c6390c15944686134ddf4b47839762f2bb13922
Signed-off-by: Matteo Martincigh <matteo.martincigh@arm.com>
|
|
Change-Id: Ifd28e049192e6f5fe5c0f5d358afb2b530eef882
|
|
Change-Id: If8d8087d9d365e467d3ca9bf9c40d7219cb75cfd
|
|
This reverts commit d4dfa684941a21314b70593d01b0fc2167eebad4.
Change-Id: Id61ce69215505c3cf5d30ec2a7ec9127fb2554fc
|
|
Change-Id: Ice19d3f763298bc14585267df389e99df846320d
|
|
* because their lifetime is different from backends
Change-Id: I9ba525e7e503b148cde1294933f3954b8bad3d68
|
|
* Adds implementation to plumb DataLayout parameter
for ResizeBilinear on CpuRef.
* Adds unit tests to execute ResizeBilinear on CpuRef
using the NHWC data layout.
* Adds DataLayoutIndexed API, allowing easy access to
the Channels, Height and Width of a tensor based on
its data layout. This reduces code duplication.
* Refactors original ResizeBilinear implementation and
tests to use the DataLayoutIndexed API when required.
Change-Id: Ic2b8916cdd2e370d070175547079d774daf6d7bf
|
|
enum
!armnn:152674
Change-Id: I1bcdfdfbfb73e502d58f35717e2558e24651013c
|
|
Change-Id: I13d2d3dc763e1d05dffddb34472bd4f9e632c776
|
|
Change-Id: Icd55fed8381af319f11b4cd977cf03103cdf1bd9
|
|
Change-Id: Iaadee0a08c0594c9a3c802a48fe346e15f2cbbb2
|
|
Change-Id: I6e9973bf25acad980fb4e96af8080ac829db0d28
|
|
All changes are the same:
//
// Copyright © 2017 ARM Ltd. All rights reserved.
-// See LICENSE file in the project root for full license information.
+// SPDX-License-Identifier: MIT
//
Change-Id: I37eae011411133663ca9d2b059714d92f8bf8e24
|
|
|
|
|
|
Change-Id: Id3c11dc5ee94ef664374a988fcc6901e9a232fa6
|