aboutsummaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2022-05-12Update ACL pin to branches/arm_compute_22_05Teresa Charlin
Change-Id: I2c23a8d7173b07aa8797a771489599762cba5a16 Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
2022-05-12IVGCVSW-6940 ConstTensorsAsInput: DepthwiseConvolution2d - Complete ACLCathal Corbett
* Added backend specific optimization & test for CpuAcc and GpuAcc: PermuteDepthwiseConv2dWeights Signed-off-by: Cathal Corbett <cathal.corbett@arm.com> Change-Id: I600476b2e9c557a39818a574c1091c9d650b21b1
2022-05-12Remove unused function PostAllocationConfigure() from IVGCVSW-6949.Cathal Corbett
* Addressing unresolved comment. Signed-off-by: Cathal Corbett <cathal.corbett@arm.com> Change-Id: Ia70999582670f2b521e9e2c891831618e476024f
2022-05-11IVGCVSW-6949 Remove use of member variables in RefDepthwiseConv2d workloadTeresa Charlin
* Fixes Segmentation fault in RefDepthwiseConvolution2d workload originated by IVGCVSW-6127 ConstTensorsAsInput DepthwiseConvolution2d Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I019377777ae384bcd193ecab7b8cdf8266e79f45
2022-05-10IVGCVSW-6936 Sqrt for CpuRef, CpuAcc and GpuAccTeresa Charlin
* Add Unit Tests * Bug Fix: add Sqrt to Neon and Cl workload factories Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I0db1d813a4e7d15431e87e825e6d14e61f5ffb7d
2022-05-10IVGCVSW-6861 Add GATHERNd CL workloadTeresa Charlin
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I8ba7e56062c285c672dcaa9d13be319eb4f1fca6
2022-05-09IVGCVSW-6862 Use same datatype for all containers of indices in NeonGatherNdTeresa Charlin
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I6b1c7c1c499dc93aa58fa9f58b64fb664e8bcc56
2022-05-06IVGCVSW-6929 Fix for segfault in tflite delegateMike Kelly
* It's possible that a model may have an input entry for bias tensors but that the index for those is -1. If it's -1 then it's not present. * Fixed logic error in IsOptionalOperandPresent: it returned false if it was present and true if it was missing. Signed-off-by: Mike Kelly <mike.kelly@arm.com> Change-Id: I45ad8d8552122493c529b1a35a5689416ccfbb71
2022-05-06Wrong variable 'm_ProjectionWeights' is used to check if the pointer is ↵Cathal Corbett
valid from IVGCVSW-4449 * Github issue: https://github.com/ARM-software/armnn/issues/639 Signed-off-by: Cathal Corbett <cathal.corbett@arm.com> Change-Id: If93f2cae101814652664c671417946b94a9f749c
2022-05-06IVGCVSW-6936 Add SQRT support to CLTeresa Charlin
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: Ib90bade63cd0437329c690b09cf719a2e2bd06a4
2022-05-06IVGCVSW-6862 Modify GATHERNd Neon workloadTeresa Charlin
* Add validate for all layers for GatherNd * Fix convert policy for Mul Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I0f2bae5107607ba3c02b5546f60dd9623cd95853
2022-05-06IVGCVSW-6936 Add SQRT support to NeonTeresa Charlin
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I195957541069cb52cdd2c8aead0e4a34498a6f38
2022-05-05IVGCVSW-6127 ConstTensorsAsInput: DepthwiseConvolution2dCathal Corbett
!android-nn-driver:7418 * Update Front-end and Tools. * Updated Serializer, Deserializer and unit tests to reflect this. * Updated TfLiteDelegate, TfLiteParser and OnnxParser. * Change NNDriver to new API. * Updated Ref. * Neon and Cl backend partially completed (Backend.cpp files). * Added dynamic or constant input EndToEnd tests. * Added ConstantTensorAsInputMemeberVariableRedirect Optimization. Signed-off-by: Cathal Corbett <cathal.corbett@arm.com> Change-Id: Ib18b6c10a093042e165e25237dc04a4c67ba82da
2022-05-05Revert "IVGCVSW-6937 Add INT32 support to FLOOR"Teresa Charlin
This reverts commit 38b72e8de898d84a1481e242803da61009719891. * It is not longer needed as this functionality is cover with the commit: IVGCVSW-6938 Do not add Floor when FloorDiv is int32 in Tfliteparser Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: Iac757cf9b47d2516804dca2efb347cfbd3282f14
2022-05-05IVGCVSW-6938 Do not add Floor when FloorDiv is int32 in TfliteparserTeresa Charlin
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I7ce633a66e2ecb72a9cdd1bff690c4195a9a449f
2022-05-05IVGCVSW-6862 Add GATHERNd Neon workloadTeresa Charlin
* Changing the test in the delegate to match one of the unit tests Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I553ca266116ba8ee173fc951ab1ffd2b6eed1428
2022-05-05IVGCVSW-6806 Add Unidirectional Sequence Lstm support to NeonMike Kelly
* Corrected TensorInfo order for IsUnidirectionalSequenceLstmSupported * outputStateOut TensorInfo is not optional. * cellStateOut TensorInfo is not optional. * TensorInfo Order matches other QLSTM/LSTM layers. * Added missing parameters to UnidirectionalSequenceLstmOperator for delegate. * Added quantized UnidirectionalSequenceLstm support to Neon !android-nn-driver:7457 Signed-off-by: Mike Kelly <mike.kelly@arm.com> Change-Id: I26dde1bb96793dd25eb9081ca5ae5f63752288c4
2022-05-05IVGCVSW-6927 Add missing section to Build Android NDK guideNikhil Raj
* Added building flatbuffer section * Added installing cmake 3.19 Signed-off-by: Nikhil Raj <nikhil.raj@arm.com> Change-Id: I35925a1dc3c1fdcf3c7b7a1d44f24bd3253c9159
2022-05-04IVGCVSW-6937 Add INT32 support to FLOORTeresa Charlin
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I6f7cddb2d23c67ae682132d18f98776c074dcb3b
2022-05-04IVGCVSW-6936 Add SQRT support to tflite parserTeresa Charlin
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I3b1f44c10a3446cfe45a7757d8a98e9788ec5dc0
2022-05-04Update Cross-compilation guideNikhil Raj
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com> Change-Id: I5c314213d3ac4fe150b0ea41cc9117add7654e50
2022-05-04IVGCVSW-6865 Add GATHERNd to PyArmNNTeresa Charlin
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I7c80299f539b64682a6a68cd1709089f71600cd9
2022-05-04IVGCVSW-6858 Add GATHERNd Support to the TfLite DelegateTeresa Charlin
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I56418875b3bb2ae45b5c69bfeaafa1a6126b8085
2022-05-04IVGCVSW-6857 Add GATHERNd Support to the TfLiteParserTeresa Charlin
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I8142072f104b23c6eaf80b54cf6ddfa0393c4921
2022-05-04IVGCVSW-6856 Add GATHERNd Serializer and DeserializerTeresa Charlin
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: Ibab3525d53edbdf6a48e43b2bf668fcd2efaba58
2022-05-03IVGCVSW-6856 Add GATHERNd FrontEnd and Ref ImplementationTeresa Charlin
* Add front end * Add reference workload * Add unit tests * Add EndToEnd test Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I4cebd17b18476df86162e2dda3366c10e80bd2f8
2022-05-03IVGCVSW-6924 Fix shellcheck warningsJames Conroy
* Fix shellcheck warnings, some have been suppressed using shellcheck ignore. Change-Id: Icae175a42bb348a58befb296949edca51713e977 Signed-off-by: James Conroy <james.conroy@arm.com>
2022-04-29IVGCVSW-6930 Fix compile error by changing header file orderingJim Flynn
Signed-off-by: Jim Flynn <jim.flynn@arm.com> Change-Id: Ic7a1cd6e03d4a2c6a717323469d429ca6cb2c914
2022-04-28Fix pyarmnn Unittest failure in MasterNikhil Raj
* Update more-itertools to 8.12 Signed-off-by: Nikhil Raj <nikhil.raj@arm.com> Change-Id: I572340793db0e7da993679466d723c61d6d2bab2
2022-04-26Update ACL pin to c827e99fc46521f43719b0c2d1b6f05d66abf68cNikhil Raj
* Update Neon pooling kernel Signed-off-by: Nikhil Raj <nikhil.raj@arm.com> Change-Id: I2d2028b29c69156133d42832a6f8e7e2de7d4363
2022-04-25Update ACL pin to fa6877f94b12ec80235e55bcfe5a9b6fdc009cf0Teresa Charlin
* [CpuGemmConv2d] Extract skip_im2col and skip_col2im computation. Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I45ef95e33d8803df6147b7437918151bf67be611
2022-04-22MLCE-604 Add Unidirectional Sequence Lstm support to TFLiteMike Kelly
* Added Unidirectional Sequence Lstm support to TFLite Parser * Added support for float operations with int8 weights to TFLite Parser * Added to Conv2d, Conv3D, DepthwiseConv2D, FullyConnected, TransposeConv and UnidirectionalSequenceLstm * Renamed subgraphIndex to subgraph to fix name-shadowing warning. Signed-off-by: Mike Kelly <mike.kelly@arm.com> Change-Id: I818976ab88abc05dcb4bad246fb4108e6e879283
2022-04-22Update ACL pin to 01a8adebad130517678c2f5e6b97041a6e026048Teresa Charlin
# Fix Duplicate Template in Pooling3dFixture Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: Ibc92cdf0af6e173005e9d093a301591df126b21e
2022-04-21MLCE-118 Github: loading file in ArmnnDeserializer is quite slowSimon Obute
* Use read() to load model from disk Signed-off-by: Simon Obute <simon.obute@arm.com> Change-Id: I0321fa7716e1887b59063429da7e5a2e66aebe83
2022-04-21Update ACL pin to 5e549fa8ff058eb06cb74de43b9f89a08d0b4a9cTeresa Charlin
# Add CLPool3d Int8 Support Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: Ib5d27bcd55f00c786f8e50ad02b912f62b417a80
2022-04-20add delegate for 32-bit and modify readme.Elham
Signed-off-by: Elham <elham.harirpoush@arm.com> Change-Id: Idc03badf532918925fc59db81a7affab439075f1
2022-04-15Update pin ACL 0a486cf66c70b4bd9b0ea8ba9dc5b42f52ed16c3Teresa Charlin
#Enable dynamic cl tuning for dynamically fused kernels Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: Ia398fae766a64216d5ad7ad2d801260dfe836892
2022-04-14IVGCVSW-6710 Add compile of BareMetalDeserializedGraph sampleJim Flynn
Change-Id: Ice69c2a22f589f68d302f80500dfe4e514a796d2 Signed-off-by: Jim Flynn <jim.flynn@arm.com>
2022-04-14Update ACL pin fecdb8f664e8e4dfdfa2a121c0a2e46352a2e4a1Teresa Charlin
# Add documentations about compiler_prefix and toolchain_prefix Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I49b058913e9ab85e6765d9b5b87f7394174a6127
2022-04-13MLECO-2493 Add python OD example with TFLite delegateRaviv Shalev
Signed-off-by: Raviv Shalev <raviv.shalev@arm.com> Change-Id: I25fcccbf912be0c5bd4fbfd2e97552341958af35
2022-04-13MLECO-2492 Add CPP OD example with TFLITE-ArmnnDelegateEanna O Cathain
Signed-off-by: Dvir Markovich <dvir.markovich@arm.com> Change-Id: If412c15ba49abe8370a570260b0a8ed8de305b7c
2022-04-13IVGCVSW-6174 Add Cl Pooling3d WorkloadRyan OShea
* Add IsSupported for Pooling3d * Add CreateWorkload case for Pooling3d * Create new ClPooling3dWorkload header and source files * Add Pooling3d workload to ClWorkloads.hpp * Add tests for Pooling3d workload * Add Pooling3d build function to ArmComputeTensorUtils Change-Id: Ia270b0fe809a171ed73af14376de8708b346d500 Signed-off-by: Ryan OShea <ryan.oshea3@arm.com>
2022-04-11Removing cmake policy CMP0077 as it isn't necessary.Colm Donelan
Signed-off-by: Colm Donelan <colm.donelan@arm.com> Change-Id: I99e2726ae76acdebaf17704ad5f12bccfc6051fe
2022-04-11GitHub #634 Remove unused variable from Stack.cppTeresa Charlin
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I47ab4264f2f5a2209b669da125395b386efa17df
2022-04-11IVGCVSW-6707 Enables a bare metal compileJim Flynn
Change-Id: Icc2f83c5f27f413758fee3e5c1445e9fc44f42c8 Signed-off-by: Jim Flynn <jim.flynn@arm.com>
2022-04-07Update ACL pin to e33c55640b5e6e6af193a41a3376e2a01a321a35Teresa Charlin
#[arm_gemm] Use static validate to find arm_gemm kernels. Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: If7d9f4af01d312366639d0941d692a9b12481f9d
2022-04-07IVGCVSW-6828 Add a 'reuse I/O buffers' iteration mode to ExecuteNetworkRyan OShea
* Add shorthand argument for no print * Add Execute network option to reuse buffers * Add new synchronous execute method to reuse buffers Signed-off-by: Ryan OShea <ryan.oshea3@arm.com> Change-Id: Ia7ee99b2ba9a21043c9575d7546bf25208357141
2022-04-05Update ACL pin to 171fc3d160736e10f859c6f2a24d1c7a59bcd9e3Teresa Charlin
# Add CPU Pool3d FP16/32 implementation Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I39ab2d1169efe17a9a8bd381d36fb5ee514302b9
2022-04-01Revert "IVGCVSW-6867 Update guides with new ndk version, r23."James Conroy
This reverts commit bc463f7badcbefccedd0a4766c10255ae949ed1c. Reason for revert: NDK upgrade caused unit test failures Change-Id: I6d5782dc8bf513f91c9ca5d9bff564f92c021cef
2022-04-01IVGCVSW-6732 Tests surrounded in '#if defined(ARMNNREF_ENABLED)' in ↵Cathal Corbett
android-nn-driver do not execute. * Change to src/backends/cl/workloads/ClLstmFloatWorkload.cpp fix LstmTests_GpuAcc tests. * Change to src/backends/cl/workloads/ClConvertFp16ToFp32Workload.hpp & ClConvertFp32ToFp16Workload.hpp fix MeanTests_GpuAcc and Convolution2DTests_1.1 tests. * Added UnitTests to src/backends/cl/test/ClImportTensorHandleTests.cpp to test import on Convert Layers. !android-nn-driver:7264 Signed-off-by: Cathal Corbett <cathal.corbett@arm.com> Change-Id: I0c46dc4b9c54eca8771ab12ed0302b6224606957
generated by cgit v1.2.1 (git 2.23.0) at 2024-07-02 23:00:46 +0000