aboutsummaryrefslogtreecommitdiff
path: root/src/backends/cl/workloads/ClBatchToSpaceNdWorkload.cpp
diff options
context:
space:
mode:
authorMike Kelly <mike.kelly@arm.com>2018-11-28 11:52:08 +0000
committerMike Kelly <mike.kelly@arm.com>2018-11-28 11:52:08 +0000
commit831faedd5d2f6306b23202fa4e450c6d241a44a0 (patch)
treead025f07969618a054144aa45333209399656cb5 /src/backends/cl/workloads/ClBatchToSpaceNdWorkload.cpp
parent7e7261ed9a4f8d48c86e57044312e3df82189713 (diff)
downloadarmnn-831faedd5d2f6306b23202fa4e450c6d241a44a0.tar.gz
IVGCVSW-1199: BATCH_TO_SPACE_ND integrate Arm Compute CL
Change-Id: Ic772acf481caed6e8a6b99f68a63dfc2a34c24dc
Diffstat (limited to 'src/backends/cl/workloads/ClBatchToSpaceNdWorkload.cpp')
-rw-r--r--src/backends/cl/workloads/ClBatchToSpaceNdWorkload.cpp64
1 files changed, 64 insertions, 0 deletions
diff --git a/src/backends/cl/workloads/ClBatchToSpaceNdWorkload.cpp b/src/backends/cl/workloads/ClBatchToSpaceNdWorkload.cpp
new file mode 100644
index 0000000000..a714e031e4
--- /dev/null
+++ b/src/backends/cl/workloads/ClBatchToSpaceNdWorkload.cpp
@@ -0,0 +1,64 @@
+//
+// Copyright © 2017 Arm Ltd. All rights reserved.
+// SPDX-License-Identifier: MIT
+//
+
+#include "ClBatchToSpaceNdWorkload.hpp"
+
+#include <cl/ClTensorHandle.hpp>
+#include <backendsCommon/CpuTensorHandle.hpp>
+#include <aclCommon/ArmComputeTensorUtils.hpp>
+
+#include "ClWorkloadUtils.hpp"
+
+namespace armnn
+{
+using namespace armcomputetensorutils;
+
+ClBatchToSpaceNdWorkload::ClBatchToSpaceNdWorkload(const BatchToSpaceNdQueueDescriptor& desc,
+ const WorkloadInfo& info)
+ : BaseWorkload<BatchToSpaceNdQueueDescriptor>(desc, info)
+{
+ m_Data.ValidateInputsOutputs("ClBatchToSpaceNdWorkload", 1, 1);
+
+ arm_compute::DataLayout aclDataLayout = ConvertDataLayout(m_Data.m_Parameters.m_DataLayout);
+
+ arm_compute::ICLTensor& input = static_cast<IClTensorHandle*>(m_Data.m_Inputs[0])->GetTensor();
+ input.info()->set_data_layout(aclDataLayout);
+
+ // ArmNN blockShape is [H, W] Cl asks for W, H
+ int32_t blockHeight = boost::numeric_cast<int32_t>(desc.m_Parameters.m_BlockShape[0]);
+ int32_t blockWidth = boost::numeric_cast<int32_t>(desc.m_Parameters.m_BlockShape[1]);
+
+ arm_compute::ICLTensor& output = static_cast<IClTensorHandle*>(m_Data.m_Outputs[0])->GetTensor();
+ output.info()->set_data_layout(aclDataLayout);
+
+ m_Layer.configure(&input, blockWidth, blockHeight, &output);
+}
+
+void ClBatchToSpaceNdWorkload::Execute() const
+{
+ ARMNN_SCOPED_PROFILING_EVENT_CL("ClBatchToSpaceNdWorkload_Execute");
+ RunClFunction(m_Layer, CHECK_LOCATION());
+}
+
+arm_compute::Status ClBatchToSpaceNdWorkloadValidate(const TensorInfo& input,
+ const TensorInfo& output,
+ const BatchToSpaceNdDescriptor& desc) {
+ DataLayout dataLayout = desc.m_DataLayout;
+ const arm_compute::TensorInfo aclInputInfo = BuildArmComputeTensorInfo(input, dataLayout);
+
+ // ArmNN blockShape is [H, W] Cl asks for W, H
+ int32_t blockHeight = boost::numeric_cast<int32_t>(desc.m_BlockShape[0]);
+ int32_t blockWidth = boost::numeric_cast<int32_t>(desc.m_BlockShape[1]);
+
+ const arm_compute::TensorInfo aclOutputInfo = BuildArmComputeTensorInfo(output, dataLayout);
+
+ const arm_compute::Status aclStatus = arm_compute::CLBatchToSpaceLayer::validate(&aclInputInfo,
+ blockWidth,
+ blockHeight,
+ &aclOutputInfo);
+ return aclStatus;
+}
+
+} //namespace armnn