aboutsummaryrefslogtreecommitdiff
path: root/src/core/NEON/kernels/arm_gemm/kernels/a64_sgemm_nativeA_pretransposeB_16x4/generic.cpp
blob: b2516f8797398d6b71fb6a373ab9593f460a01c4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
/*
 * Copyright (c) 2019 ARM Limited.
 *
 * SPDX-License-Identifier: MIT
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to
 * deal in the Software without restriction, including without limitation the
 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 * sell copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */
#ifdef __aarch64__

#include "../../asmlib.hpp"
#include "../../utils.hpp"

#include <algorithm>
#include <cstddef>
#include <cstring>

#include <arm_neon.h>

namespace arm_gemm {

void a64_sgemm_nativeA_pretransposeB_16x4(const float *A, int lda, const float *B_panel, float *C, int ldc, float beta, unsigned int numrows, unsigned int numcols, unsigned int K) {
    const bool         oddk    = ((K % 8) >= 4);
    const bool         beta0   = (beta == 0.0f);
    const unsigned int oddones = (K % 4);

    /* Use some small temporary arrays to cope with "ragged" M/N sizes.
     *
     * "dummy_A_buf" is used to avoid overreading the A input for ragged M,
     * and also for output if N is not ragged.
     *
     * Since the B input is pretransposed it will be padded as needed, so no
     * need to worry about overreading that.
     *
     * "C_buf" is used to avoid overreading or overwriting the output for
     * ragged N cases.
     */
    float dummy_A_buf[16];
    float C_buf[64];

    std::memset(dummy_A_buf, 0, sizeof(dummy_A_buf));
    std::memset(C_buf, 0, sizeof(C_buf));

    for (unsigned int y=0; y<numrows; y+=4) {
        const float *b_ptr = B_panel;
        const unsigned int active_rows = std::min(numrows - y, 4U);

        /* Increment values to be used to advance A pointers - these get set
         * to zero when the corresponding row isn't being used due to ragged
         * M, so it will just read the dummy buffer repeatedly.  Values are
         * in bytes (8x sizeof(float)).  */
        const unsigned long a_incr1 = (active_rows > 1) ? 32 : 0;
        const unsigned long a_incr2 = (active_rows > 2) ? 32 : 0;
        const unsigned long a_incr3 = (active_rows > 3) ? 32 : 0;

        /* Starting points for A pointers on this loop */
        const float * const a_ptr0_base = A + (y * lda);
        const float * const a_ptr1_base = (active_rows > 1) ? (a_ptr0_base + lda) : dummy_A_buf;
        const float * const a_ptr2_base = (active_rows > 2) ? (a_ptr1_base + lda) : dummy_A_buf;
        const float * const a_ptr3_base = (active_rows > 3) ? (a_ptr2_base + lda) : dummy_A_buf;

        /* Starting points for C pointers on this loop */
        float *c_ptr0 = C + (y * ldc);
        float *c_ptr1 = (active_rows > 1) ? (c_ptr0 + ldc) : dummy_A_buf;
        float *c_ptr2 = (active_rows > 2) ? (c_ptr1 + ldc) : dummy_A_buf;
        float *c_ptr3 = (active_rows > 3) ? (c_ptr2 + ldc) : dummy_A_buf;

        for (unsigned int x0=0; x0<numcols; x0+=16) {
            const unsigned int active_cols = std::min(numcols - x0, 16U);
            const bool use_result_buf = (active_cols < 16);

            /* Reset the A pointers for this loop. */
            const float *a_ptr0 = a_ptr0_base;
            const float *a_ptr1 = a_ptr1_base;
            const float *a_ptr2 = a_ptr2_base;
            const float *a_ptr3 = a_ptr3_base;

            /* Override C pointers if the result buffer is in use. */
            if (use_result_buf) {
                c_ptr0 = C_buf;
                c_ptr1 = C_buf + 16;
                c_ptr2 = C_buf + 32;
                c_ptr3 = C_buf + 48;

                /* If beta is non-zero, prepopulate the result buffer */
                if (!beta0) {
                    for (unsigned int row=0; row<active_rows; row++) {
                        for (unsigned int col=0; col<active_cols; col++) {
                            C_buf[row * 16 + col] = C[((y + row) * ldc) + (x0 + col)];
                        }
                    }
                }
            }

            unsigned int loops = ((K+4)/8) - 1;
            unsigned int odds = oddones;

            __asm __volatile (
            "a0   .req v0\n"
            "a1   .req v1\n"
            "a2   .req v2\n"
            "a3   .req v3\n"
            "a0a  .req v4\n"
            "a1a  .req v5\n"
            "a2a  .req v6\n"
            "a3a  .req v7\n"
            "bb0  .req v8\n"
            "bb1  .req v9\n"
            "bb2  .req v10\n"
            "bb3  .req v11\n"
            "b0a  .req v12\n"
            "b1a  .req v13\n"
            "b2a  .req v14\n"
            "b3a  .req v15\n"

            "a0q  .req q0\n"
            "a1q  .req q1\n"
            "a2q  .req q2\n"
            "a3q  .req q3\n"
            "a0aq .req q4\n"
            "a1aq .req q5\n"
            "a2aq .req q6\n"
            "a3aq .req q7\n"
            "b0q  .req q8\n"
            "b1q  .req q9\n"
            "b2q  .req q10\n"
            "b3q  .req q11\n"
            "b0aq .req q12\n"
            "b1aq .req q13\n"
            "b2aq .req q14\n"
            "b3aq .req q15\n"

            "movi	v16.4s, #0x0\n"
            "ldr	a0q, [%[a_ptr0]]\n"
            "movi	v17.4s, #0x0\n"
            "ldr	b0q, [%[b_ptr]]\n"
            "movi	v18.4s, #0x0\n"
            "ldr	b1q, [%[b_ptr], #16]\n"
            "movi	v19.4s, #0x0\n"
            "ldr	b2q, [%[b_ptr], #32]\n"
            "movi	v20.4s, #0x0\n"
            "ldr	b3q, [%[b_ptr], #48]\n"
            "add	%[b_ptr], %[b_ptr], #64\n"
            "movi	v21.4s, #0x0\n"
            "ldr	a1q, [%[a_ptr1]]\n"
            "movi	v22.4s, #0x0\n"
            "ldr	a2q, [%[a_ptr2]]\n"
            "movi	v23.4s, #0x0\n"
            "ldr	a3q, [%[a_ptr3]]\n"
            "movi	v24.4s, #0x0\n"
            "ldr	b0aq, [%[b_ptr]]\n"
            "movi	v25.4s, #0x0\n"
            "ldr	b1aq, [%[b_ptr], #16]\n"
            "movi	v26.4s, #0x0\n"
            "ldr	b2aq, [%[b_ptr], #32]\n"
            "cbz	%w[beta0], 5f\n"
            "movi	v27.4s, #0x0\n"
            ASM_PREFETCH("[%[b_ptr], #0x40]")
            "movi	v28.4s, #0x0\n"
            ASM_PREFETCH("[%[b_ptr], #0x80]")
            "movi	v29.4s, #0x0\n"
            ASM_PREFETCH("[%[b_ptr], #0xC0]")
            "movi	v30.4s, #0x0\n"
            ASM_PREFETCH("[%[b_ptr], #0x100]")
            "movi	v31.4s, #0x0\n"
            ASM_PREFETCH("[%[b_ptr], #0x140]")
            ASM_PREFETCH("[%[b_ptr], #0x180]")
            ASM_PREFETCH("[%[b_ptr], #0x1C0]")
            ASM_PREFETCH("[%[b_ptr], #0x200]")

            // Skip if no complete loops.
            "cbz	%w[loops], 4f\n"
            "b	1f\n"

            // If beta is non-zero, need to load and multiply by beta
            "5:\n"
            "ld1r	{v4.4s}, [%[betaptr]]\n"
            "ldr	q16, [%[c_ptr0]]\n"
            "ldr	q17, [%[c_ptr0], #16]\n"
            "ldr	q18, [%[c_ptr0], #32]\n"
            "ldr	q19, [%[c_ptr0], #48]\n"

            "ldr	q20, [%[c_ptr1]]\n"
            "fmul	v16.4s, v16.4s, v4.4s\n"
            "ldr	q21, [%[c_ptr1], #16]\n"
            "fmul	v17.4s, v17.4s, v4.4s\n"
            "ldr	q22, [%[c_ptr1], #32]\n"
            "fmul	v18.4s, v18.4s, v4.4s\n"
            "ldr	q23, [%[c_ptr1], #48]\n"
            "fmul	v19.4s, v19.4s, v4.4s\n"

            "ldr	q24, [%[c_ptr2]]\n"
            "fmul	v20.4s, v20.4s, v4.4s\n"
            "ldr	q25, [%[c_ptr2], #16]\n"
            "fmul	v21.4s, v21.4s, v4.4s\n"
            "ldr	q26, [%[c_ptr2], #32]\n"
            "fmul	v22.4s, v22.4s, v4.4s\n"
            "ldr	q27, [%[c_ptr2], #48]\n"
            "fmul	v23.4s, v23.4s, v4.4s\n"

            "ldr	q28, [%[c_ptr3]]\n"
            "fmul	v24.4s, v24.4s, v4.4s\n"
            ASM_PREFETCH("[%[b_ptr], #0x40]")
            "ldr	q29, [%[c_ptr3], #16]\n"
            "fmul	v25.4s, v25.4s, v4.4s\n"
            ASM_PREFETCH("[%[b_ptr], #0x80]")
            "ldr	q30, [%[c_ptr3], #32]\n"
            "fmul	v26.4s, v26.4s, v4.4s\n"
            ASM_PREFETCH("[%[b_ptr], #0xC0]")
            "ldr	q31, [%[c_ptr3], #48]\n"
            "fmul	v27.4s, v27.4s, v4.4s\n"
            ASM_PREFETCH("[%[b_ptr], #0x100]")

            "fmul	v28.4s, v28.4s, v4.4s\n"
            ASM_PREFETCH("[%[b_ptr], #0x140]")
            "fmul	v29.4s, v29.4s, v4.4s\n"
            ASM_PREFETCH("[%[b_ptr], #0x180]")
            "fmul	v30.4s, v30.4s, v4.4s\n"
            ASM_PREFETCH("[%[b_ptr], #0x1C0]")
            "fmul	v31.4s, v31.4s, v4.4s\n"
            ASM_PREFETCH("[%[b_ptr], #0x200]")

            "cbz	%w[loops], 4f\n"

            "1:\n"
            // Unroll 0
            "fmla	v16.4s, bb0.4s, a0.s[0]\n"
            ASM_PREFETCH("[%[b_ptr], #0x240]")
            "fmla	v20.4s, bb0.4s, a1.s[0]\n"
            "ldr	b3aq, [%[b_ptr], #48]\n"
            "fmla	v24.4s, bb0.4s, a2.s[0]\n"
            "fmla	v28.4s, bb0.4s, a3.s[0]\n"
            "ldr	b0q, [%[b_ptr], #64]\n"

            "fmla	v17.4s, bb1.4s, a0.s[0]\n"
            "fmla	v21.4s, bb1.4s, a1.s[0]\n"
            "ldr	a0aq, [%[a_ptr0], #16]\n"
            "fmla	v25.4s, bb1.4s, a2.s[0]\n"
            "fmla	v29.4s, bb1.4s, a3.s[0]\n"
            "ldr	b1q, [%[b_ptr], #80]\n"

            "fmla	v18.4s, bb2.4s, a0.s[0]\n"
            "fmla	v22.4s, bb2.4s, a1.s[0]\n"
            "ldr	a1aq, [%[a_ptr1], #16]\n"
            "fmla	v26.4s, bb2.4s, a2.s[0]\n"
            "fmla	v30.4s, bb2.4s, a3.s[0]\n"
            "ldr	b2q, [%[b_ptr], #96]\n"

            "fmla	v19.4s, bb3.4s, a0.s[0]\n"
            "fmla	v23.4s, bb3.4s, a1.s[0]\n"
            "ldr	a2aq, [%[a_ptr2], #16]\n"
            "fmla	v27.4s, bb3.4s, a2.s[0]\n"
            "fmla	v31.4s, bb3.4s, a3.s[0]\n"
            "ldr	b3q, [%[b_ptr], #112]\n"

            // Unroll 1
            "fmla	v16.4s, b0a.4s, a0.s[1]\n"
            ASM_PREFETCH("[%[b_ptr], #0x280]")
            "fmla	v20.4s, b0a.4s, a1.s[1]\n"
            "ldr	a3aq, [%[a_ptr3], #16]\n"
            "fmla	v24.4s, b0a.4s, a2.s[1]\n"
            "fmla	v28.4s, b0a.4s, a3.s[1]\n"
            "ldr	b0aq, [%[b_ptr], #128]\n"

            "fmla	v17.4s, b1a.4s, a0.s[1]\n"
            "fmla	v21.4s, b1a.4s, a1.s[1]\n"
            "subs	%w[loops], %w[loops], #1\n"
            "fmla	v25.4s, b1a.4s, a2.s[1]\n"
            "fmla	v29.4s, b1a.4s, a3.s[1]\n"
            "ldr	b1aq, [%[b_ptr], #144]\n"

            "fmla	v18.4s, b2a.4s, a0.s[1]\n"
            "fmla	v22.4s, b2a.4s, a1.s[1]\n"
            "fmla	v26.4s, b2a.4s, a2.s[1]\n"
            "fmla	v30.4s, b2a.4s, a3.s[1]\n"
            "ldr	b2aq, [%[b_ptr], #160]\n"

            "fmla	v19.4s, b3a.4s, a0.s[1]\n"
            "fmla	v23.4s, b3a.4s, a1.s[1]\n"
            "fmla	v27.4s, b3a.4s, a2.s[1]\n"
            "fmla	v31.4s, b3a.4s, a3.s[1]\n"
            "ldr	b3aq, [%[b_ptr], #176]\n"

            // Unroll 2
            "fmla	v16.4s, bb0.4s, a0.s[2]\n"
            ASM_PREFETCH("[%[b_ptr], #0x2C0]")
            "fmla	v20.4s, bb0.4s, a1.s[2]\n"
            "fmla	v24.4s, bb0.4s, a2.s[2]\n"
            "fmla	v28.4s, bb0.4s, a3.s[2]\n"
            "ldr	b0q, [%[b_ptr], #192]\n"

            "fmla	v17.4s, bb1.4s, a0.s[2]\n"
            "add	%[a_ptr0], %[a_ptr0], #32\n"
            "fmla	v21.4s, bb1.4s, a1.s[2]\n"
            "add	%[a_ptr1], %[a_ptr1], %[a_incr1]\n"
            "fmla	v25.4s, bb1.4s, a2.s[2]\n"
            "add	%[a_ptr2], %[a_ptr2], %[a_incr2]\n"
            "fmla	v29.4s, bb1.4s, a3.s[2]\n"
            "ldr	b1q, [%[b_ptr], #208]\n"

            "fmla	v18.4s, bb2.4s, a0.s[2]\n"
            "add	%[a_ptr3], %[a_ptr3], %[a_incr3]\n"
            "fmla	v22.4s, bb2.4s, a1.s[2]\n"
            ASM_PREFETCH("[%[a_ptr0], #0x40]")
            "fmla	v26.4s, bb2.4s, a2.s[2]\n"
            "fmla	v30.4s, bb2.4s, a3.s[2]\n"
            "ldr	b2q, [%[b_ptr], #224]\n"

            "fmla	v19.4s, bb3.4s, a0.s[2]\n"
            "fmla	v23.4s, bb3.4s, a1.s[2]\n"
            ASM_PREFETCH("[%[a_ptr1], #0x40]")
            "fmla	v27.4s, bb3.4s, a2.s[2]\n"
            "fmla	v31.4s, bb3.4s, a3.s[2]\n"
            "ldr	b3q, [%[b_ptr], #240]\n"

            // Unroll 3
            "fmla	v16.4s, b0a.4s, a0.s[3]\n"
            "fmla	v20.4s, b0a.4s, a1.s[3]\n"
            "add	%[b_ptr], %[b_ptr], #512\n"
            "fmla	v24.4s, b0a.4s, a2.s[3]\n"
            "fmla	v28.4s, b0a.4s, a3.s[3]\n"
            "ldr	b0aq, [%[b_ptr], #-256]\n"

            "fmla	v17.4s, b1a.4s, a0.s[3]\n"
            ASM_PREFETCH("[%[b_ptr], #0x100]")
            "fmla	v21.4s, b1a.4s, a1.s[3]\n"
            "fmla	v25.4s, b1a.4s, a2.s[3]\n"
            "fmla	v29.4s, b1a.4s, a3.s[3]\n"
            "ldr	b1aq, [%[b_ptr], #-240]\n"

            "fmla	v18.4s, b2a.4s, a0.s[3]\n"
            "fmla	v22.4s, b2a.4s, a1.s[3]\n"
            ASM_PREFETCH("[%[a_ptr2], #0x40]")
            "fmla	v26.4s, b2a.4s, a2.s[3]\n"
            "fmla	v30.4s, b2a.4s, a3.s[3]\n"
            "ldr	b2aq, [%[b_ptr], #-224]\n"

            "fmla	v19.4s, b3a.4s, a0.s[3]\n"
            "fmla	v23.4s, b3a.4s, a1.s[3]\n"
            "ldr	a0q, [%[a_ptr0]]\n"
            "fmla	v27.4s, b3a.4s, a2.s[3]\n"
            "fmla	v31.4s, b3a.4s, a3.s[3]\n"
            "ldr	b3aq, [%[b_ptr], #-208]\n"

            // Unroll 4
            "fmla	v16.4s, bb0.4s, a0a.s[0]\n"
            "fmla	v20.4s, bb0.4s, a1a.s[0]\n"
            ASM_PREFETCH("[%[b_ptr], #0x140]")
            "fmla	v24.4s, bb0.4s, a2a.s[0]\n"
            "fmla	v28.4s, bb0.4s, a3a.s[0]\n"
            "ldr	b0q, [%[b_ptr], #-192]\n"

            "fmla	v17.4s, bb1.4s, a0a.s[0]\n"
            "fmla	v21.4s, bb1.4s, a1a.s[0]\n"
            "ldr	a1q, [%[a_ptr1]]\n"
            "fmla	v25.4s, bb1.4s, a2a.s[0]\n"
            "fmla	v29.4s, bb1.4s, a3a.s[0]\n"
            "ldr	b1q, [%[b_ptr], #-176]\n"

            "fmla	v18.4s, bb2.4s, a0a.s[0]\n"
            "fmla	v22.4s, bb2.4s, a1a.s[0]\n"
            "ldr	a2q, [%[a_ptr2]]\n"
            "fmla	v26.4s, bb2.4s, a2a.s[0]\n"
            "fmla	v30.4s, bb2.4s, a3a.s[0]\n"
            "ldr	b2q, [%[b_ptr], #-160]\n"

            "fmla	v19.4s, bb3.4s, a0a.s[0]\n"
            "fmla	v23.4s, bb3.4s, a1a.s[0]\n"
            "ldr	a3q, [%[a_ptr3]]\n"
            "fmla	v27.4s, bb3.4s, a2a.s[0]\n"
            "fmla	v31.4s, bb3.4s, a3a.s[0]\n"
            "ldr	b3q, [%[b_ptr], #-144]\n"

            // Unroll 5
            "fmla	v16.4s, b0a.4s, a0a.s[1]\n"
            "fmla	v20.4s, b0a.4s, a1a.s[1]\n"
            ASM_PREFETCH("[%[b_ptr], #0x180]")
            "fmla	v24.4s, b0a.4s, a2a.s[1]\n"
            "fmla	v28.4s, b0a.4s, a3a.s[1]\n"
            "ldr	b0aq, [%[b_ptr], #-128]\n"

            "fmla	v17.4s, b1a.4s, a0a.s[1]\n"
            "fmla	v21.4s, b1a.4s, a1a.s[1]\n"
            ASM_PREFETCH("[%[a_ptr3], #0x40]")
            "fmla	v25.4s, b1a.4s, a2a.s[1]\n"
            "fmla	v29.4s, b1a.4s, a3a.s[1]\n"
            "ldr	b1aq, [%[b_ptr], #-112]\n"

            "fmla	v18.4s, b2a.4s, a0a.s[1]\n"
            "fmla	v22.4s, b2a.4s, a1a.s[1]\n"
            "fmla	v26.4s, b2a.4s, a2a.s[1]\n"
            "fmla	v30.4s, b2a.4s, a3a.s[1]\n"
            "ldr	b2aq, [%[b_ptr], #-96]\n"

            "fmla	v19.4s, b3a.4s, a0a.s[1]\n"
            "fmla	v23.4s, b3a.4s, a1a.s[1]\n"
            "fmla	v27.4s, b3a.4s, a2a.s[1]\n"
            "fmla	v31.4s, b3a.4s, a3a.s[1]\n"
            "ldr	b3aq, [%[b_ptr], #-80]\n"

            // Unroll 6
            "fmla	v16.4s, bb0.4s, a0a.s[2]\n"
            "fmla	v20.4s, bb0.4s, a1a.s[2]\n"
            ASM_PREFETCH("[%[b_ptr], #0x1C0]")
            "fmla	v24.4s, bb0.4s, a2a.s[2]\n"
            "fmla	v28.4s, bb0.4s, a3a.s[2]\n"
            "ldr	b0q, [%[b_ptr], #-64]\n"

            "fmla	v17.4s, bb1.4s, a0a.s[2]\n"
            "fmla	v21.4s, bb1.4s, a1a.s[2]\n"
            "fmla	v25.4s, bb1.4s, a2a.s[2]\n"
            "fmla	v29.4s, bb1.4s, a3a.s[2]\n"
            "ldr	b1q, [%[b_ptr], #-48]\n"

            "fmla	v18.4s, bb2.4s, a0a.s[2]\n"
            "fmla	v22.4s, bb2.4s, a1a.s[2]\n"
            "fmla	v26.4s, bb2.4s, a2a.s[2]\n"
            "fmla	v30.4s, bb2.4s, a3a.s[2]\n"
            "ldr	b2q, [%[b_ptr], #-32]\n"

            "fmla	v19.4s, bb3.4s, a0a.s[2]\n"
            "fmla	v23.4s, bb3.4s, a1a.s[2]\n"
            "fmla	v27.4s, bb3.4s, a2a.s[2]\n"
            "fmla	v31.4s, bb3.4s, a3a.s[2]\n"
            "ldr	b3q, [%[b_ptr], #-16]\n"

            // Unroll 7
            "fmla	v16.4s, b0a.4s, a0a.s[3]\n"
            "fmla	v20.4s, b0a.4s, a1a.s[3]\n"
            "fmla	v24.4s, b0a.4s, a2a.s[3]\n"
            "fmla	v28.4s, b0a.4s, a3a.s[3]\n"
            "ldr	b0aq, [%[b_ptr]]\n"

            "fmla	v17.4s, b1a.4s, a0a.s[3]\n"
            "fmla	v21.4s, b1a.4s, a1a.s[3]\n"
            ASM_PREFETCH("[%[b_ptr], #0x200]")
            "fmla	v25.4s, b1a.4s, a2a.s[3]\n"
            "fmla	v29.4s, b1a.4s, a3a.s[3]\n"
            "ldr	b1aq, [%[b_ptr], #16]\n"

            "fmla	v18.4s, b2a.4s, a0a.s[3]\n"
            "fmla	v22.4s, b2a.4s, a1a.s[3]\n"
            "fmla	v26.4s, b2a.4s, a2a.s[3]\n"
            "fmla	v30.4s, b2a.4s, a3a.s[3]\n"
            "ldr	b2aq, [%[b_ptr], #32]\n"

            "fmla	v19.4s, b3a.4s, a0a.s[3]\n"
            "fmla	v23.4s, b3a.4s, a1a.s[3]\n"
            "fmla	v27.4s, b3a.4s, a2a.s[3]\n"
            "fmla	v31.4s, b3a.4s, a3a.s[3]\n"
            "bne	1b\n"

            // Skip to here
            "4:\n"

            // Detached final iteration
            // Unroll 0
            "fmla	v16.4s, bb0.4s, a0.s[0]\n"
            "fmla	v20.4s, bb0.4s, a1.s[0]\n"
            "ldr	b3aq, [%[b_ptr], #48]\n"
            "fmla	v24.4s, bb0.4s, a2.s[0]\n"
            "add	%[b_ptr], %[b_ptr], #64\n"
            "fmla	v28.4s, bb0.4s, a3.s[0]\n"
            "ldr	b0q, [%[b_ptr]]\n"

            "fmla	v17.4s, bb1.4s, a0.s[0]\n"
            "cbnz	%w[oddk], 2f\n" // Deal with odd K before we load a0a
            "fmla	v21.4s, bb1.4s, a1.s[0]\n"
            "ldr	a0aq, [%[a_ptr0], #16]\n"
            "fmla	v25.4s, bb1.4s, a2.s[0]\n"
            "fmla	v29.4s, bb1.4s, a3.s[0]\n"
            "ldr	b1q, [%[b_ptr], #16]\n"

            "fmla	v18.4s, bb2.4s, a0.s[0]\n"
            "fmla	v22.4s, bb2.4s, a1.s[0]\n"
            "ldr	a1aq, [%[a_ptr1], #16]\n"
            "fmla	v26.4s, bb2.4s, a2.s[0]\n"
            "fmla	v30.4s, bb2.4s, a3.s[0]\n"
            "ldr	b2q, [%[b_ptr], #32]\n"

            "fmla	v19.4s, bb3.4s, a0.s[0]\n"
            "fmla	v23.4s, bb3.4s, a1.s[0]\n"
            "ldr	a2aq, [%[a_ptr2], #16]\n"
            "fmla	v27.4s, bb3.4s, a2.s[0]\n"
            "fmla	v31.4s, bb3.4s, a3.s[0]\n"
            "ldr	b3q, [%[b_ptr], #48]\n"

            // Unroll 1
            "fmla	v16.4s, b0a.4s, a0.s[1]\n"
            "add	%[b_ptr], %[b_ptr], #64\n"
            "fmla	v20.4s, b0a.4s, a1.s[1]\n"
            "ldr	a3aq, [%[a_ptr3], #16]\n"
            "fmla	v24.4s, b0a.4s, a2.s[1]\n"
            "fmla	v28.4s, b0a.4s, a3.s[1]\n"
            "ldr	b0aq, [%[b_ptr]]\n"

            "fmla	v17.4s, b1a.4s, a0.s[1]\n"
            "add	%[a_ptr0], %[a_ptr0], #32\n"
            "fmla	v21.4s, b1a.4s, a1.s[1]\n"
            "add	%[a_ptr1], %[a_ptr1], %[a_incr1]\n"
            "fmla	v25.4s, b1a.4s, a2.s[1]\n"
            "add	%[a_ptr2], %[a_ptr2], %[a_incr2]\n"
            "fmla	v29.4s, b1a.4s, a3.s[1]\n"
            "ldr	b1aq, [%[b_ptr], #16]\n"

            "fmla	v18.4s, b2a.4s, a0.s[1]\n"
            "fmla	v22.4s, b2a.4s, a1.s[1]\n"
            "add	%[a_ptr3], %[a_ptr3], %[a_incr3]\n"
            "fmla	v26.4s, b2a.4s, a2.s[1]\n"
            "fmla	v30.4s, b2a.4s, a3.s[1]\n"
            "ldr	b2aq, [%[b_ptr], #32]\n"

            "fmla	v19.4s, b3a.4s, a0.s[1]\n"
            "fmla	v23.4s, b3a.4s, a1.s[1]\n"
            "fmla	v27.4s, b3a.4s, a2.s[1]\n"
            "fmla	v31.4s, b3a.4s, a3.s[1]\n"
            "ldr	b3aq, [%[b_ptr], #48]\n"

            // Unroll 2
            "fmla	v16.4s, bb0.4s, a0.s[2]\n"
            "fmla	v20.4s, bb0.4s, a1.s[2]\n"
            "add	%[b_ptr], %[b_ptr], #64\n"
            "fmla	v24.4s, bb0.4s, a2.s[2]\n"
            "fmla	v28.4s, bb0.4s, a3.s[2]\n"
            "ldr	b0q, [%[b_ptr]]\n"

            "fmla	v17.4s, bb1.4s, a0.s[2]\n"
            "fmla	v21.4s, bb1.4s, a1.s[2]\n"
            "fmla	v25.4s, bb1.4s, a2.s[2]\n"
            "fmla	v29.4s, bb1.4s, a3.s[2]\n"
            "ldr	b1q, [%[b_ptr], #16]\n"

            "fmla	v18.4s, bb2.4s, a0.s[2]\n"
            "fmla	v22.4s, bb2.4s, a1.s[2]\n"
            "fmla	v26.4s, bb2.4s, a2.s[2]\n"
            "fmla	v30.4s, bb2.4s, a3.s[2]\n"
            "ldr	b2q, [%[b_ptr], #32]\n"

            "fmla	v19.4s, bb3.4s, a0.s[2]\n"
            "fmla	v23.4s, bb3.4s, a1.s[2]\n"
            "fmla	v27.4s, bb3.4s, a2.s[2]\n"
            "fmla	v31.4s, bb3.4s, a3.s[2]\n"
            "ldr	b3q, [%[b_ptr], #48]\n"

            // Unroll 3
            "fmla	v16.4s, b0a.4s, a0.s[3]\n"
            "fmla	v20.4s, b0a.4s, a1.s[3]\n"
            "add	%[b_ptr], %[b_ptr], #64\n"
            "fmla	v24.4s, b0a.4s, a2.s[3]\n"
            "fmla	v28.4s, b0a.4s, a3.s[3]\n"
            "ldr	b0aq, [%[b_ptr]]\n"

            "fmla	v17.4s, b1a.4s, a0.s[3]\n"
            "fmla	v21.4s, b1a.4s, a1.s[3]\n"
            "fmla	v25.4s, b1a.4s, a2.s[3]\n"
            "fmla	v29.4s, b1a.4s, a3.s[3]\n"
            "ldr	b1aq, [%[b_ptr], #16]\n"

            "fmla	v18.4s, b2a.4s, a0.s[3]\n"
            "fmla	v22.4s, b2a.4s, a1.s[3]\n"
            "fmla	v26.4s, b2a.4s, a2.s[3]\n"
            "fmla	v30.4s, b2a.4s, a3.s[3]\n"
            "ldr	b2aq, [%[b_ptr], #32]\n"

            "fmla	v19.4s, b3a.4s, a0.s[3]\n"
            "fmla	v23.4s, b3a.4s, a1.s[3]\n"
            "fmla	v27.4s, b3a.4s, a2.s[3]\n"
            "fmla	v31.4s, b3a.4s, a3.s[3]\n"
            "ldr	b3aq, [%[b_ptr], #48]\n"

            // Unroll 4
            "fmla	v16.4s, bb0.4s, a0a.s[0]\n"
            "fmla	v20.4s, bb0.4s, a1a.s[0]\n"
            "add	%[b_ptr], %[b_ptr], #64\n"
            "fmla	v24.4s, bb0.4s, a2a.s[0]\n"
            "fmla	v28.4s, bb0.4s, a3a.s[0]\n"
            "ldr	b0q, [%[b_ptr]]\n"

            "fmla	v17.4s, bb1.4s, a0a.s[0]\n"
            "fmla	v21.4s, bb1.4s, a1a.s[0]\n"
            "fmla	v25.4s, bb1.4s, a2a.s[0]\n"
            "fmla	v29.4s, bb1.4s, a3a.s[0]\n"
            "ldr	b1q, [%[b_ptr], #16]\n"

            "fmla	v18.4s, bb2.4s, a0a.s[0]\n"
            "fmla	v22.4s, bb2.4s, a1a.s[0]\n"
            "fmla	v26.4s, bb2.4s, a2a.s[0]\n"
            "fmla	v30.4s, bb2.4s, a3a.s[0]\n"
            "ldr	b2q, [%[b_ptr], #32]\n"

            "fmla	v19.4s, bb3.4s, a0a.s[0]\n"
            "fmla	v23.4s, bb3.4s, a1a.s[0]\n"
            "fmla	v27.4s, bb3.4s, a2a.s[0]\n"
            "fmla	v31.4s, bb3.4s, a3a.s[0]\n"
            "ldr	b3q, [%[b_ptr], #48]\n"

            // Unroll 5
            "fmla	v16.4s, b0a.4s, a0a.s[1]\n"
            "fmla	v20.4s, b0a.4s, a1a.s[1]\n"
            "add	%[b_ptr], %[b_ptr], #64\n"
            "fmla	v24.4s, b0a.4s, a2a.s[1]\n"
            "fmla	v28.4s, b0a.4s, a3a.s[1]\n"
            "ldr	b0aq, [%[b_ptr]]\n"

            "fmla	v17.4s, b1a.4s, a0a.s[1]\n"
            "fmla	v21.4s, b1a.4s, a1a.s[1]\n"
            "fmla	v25.4s, b1a.4s, a2a.s[1]\n"
            "fmla	v29.4s, b1a.4s, a3a.s[1]\n"
            "ldr	b1aq, [%[b_ptr], #16]\n"

            "fmla	v18.4s, b2a.4s, a0a.s[1]\n"
            "fmla	v22.4s, b2a.4s, a1a.s[1]\n"
            "fmla	v26.4s, b2a.4s, a2a.s[1]\n"
            "fmla	v30.4s, b2a.4s, a3a.s[1]\n"
            "ldr	b2aq, [%[b_ptr], #32]\n"

            "fmla	v19.4s, b3a.4s, a0a.s[1]\n"
            "fmla	v23.4s, b3a.4s, a1a.s[1]\n"
            "fmla	v27.4s, b3a.4s, a2a.s[1]\n"
            "fmla	v31.4s, b3a.4s, a3a.s[1]\n"
            "ldr	b3aq, [%[b_ptr], #48]\n"

            // Unroll 6
            "fmla	v16.4s, bb0.4s, a0a.s[2]\n"
            "add	%[b_ptr], %[b_ptr], #64\n"
            "fmla	v20.4s, bb0.4s, a1a.s[2]\n"
            ASM_PREFETCH("[%[c_ptr0], #0x40]")
            "fmla	v24.4s, bb0.4s, a2a.s[2]\n"
            "fmla	v28.4s, bb0.4s, a3a.s[2]\n"

            "fmla	v17.4s, bb1.4s, a0a.s[2]\n"
            "fmla	v21.4s, bb1.4s, a1a.s[2]\n"
            ASM_PREFETCH("[%[c_ptr1], #0x40]")
            "fmla	v25.4s, bb1.4s, a2a.s[2]\n"
            "fmla	v29.4s, bb1.4s, a3a.s[2]\n"

            "fmla	v18.4s, bb2.4s, a0a.s[2]\n"
            "fmla	v22.4s, bb2.4s, a1a.s[2]\n"
            ASM_PREFETCH("[%[c_ptr2], #0x40]")
            "fmla	v26.4s, bb2.4s, a2a.s[2]\n"
            "fmla	v30.4s, bb2.4s, a3a.s[2]\n"

            "fmla	v19.4s, bb3.4s, a0a.s[2]\n"
            "fmla	v23.4s, bb3.4s, a1a.s[2]\n"
            ASM_PREFETCH("[%[c_ptr3], #0x40]")
            "fmla	v27.4s, bb3.4s, a2a.s[2]\n"
            "fmla	v31.4s, bb3.4s, a3a.s[2]\n"

            // Unroll 7
            "fmla	v16.4s, b0a.4s, a0a.s[3]\n"
            "fmla	v17.4s, b1a.4s, a0a.s[3]\n"
            "fmla	v18.4s, b2a.4s, a0a.s[3]\n"
            "fmla	v19.4s, b3a.4s, a0a.s[3]\n"
            "cbnz	%w[odds], 6f\n"

            "fmla	v20.4s, b0a.4s, a1a.s[3]\n"
            "str	q16, [%[c_ptr0]]\n"
            "fmla	v21.4s, b1a.4s, a1a.s[3]\n"
            "str	q17, [%[c_ptr0], #16]\n"
            "fmla	v22.4s, b2a.4s, a1a.s[3]\n"
            "str	q18, [%[c_ptr0], #32]\n"
            "fmla	v23.4s, b3a.4s, a1a.s[3]\n"
            "str	q19, [%[c_ptr0], #48]\n"

            "fmla	v24.4s, b0a.4s, a2a.s[3]\n"
            "str	q20, [%[c_ptr1]]\n"
            "fmla	v25.4s, b1a.4s, a2a.s[3]\n"
            "str	q21, [%[c_ptr1], #16]\n"
            "fmla	v26.4s, b2a.4s, a2a.s[3]\n"
            "str	q22, [%[c_ptr1], #32]\n"
            "fmla	v27.4s, b3a.4s, a2a.s[3]\n"
            "str	q23, [%[c_ptr1], #48]\n"

            "fmla	v28.4s, b0a.4s, a3a.s[3]\n"
            "str	q24, [%[c_ptr2]]\n"
            "fmla	v29.4s, b1a.4s, a3a.s[3]\n"
            "str	q25, [%[c_ptr2], #16]\n"
            "fmla	v30.4s, b2a.4s, a3a.s[3]\n"
            "str	q26, [%[c_ptr2], #32]\n"
            "fmla	v31.4s, b3a.4s, a3a.s[3]\n"
            "str	q27, [%[c_ptr2], #48]\n"
            "b	3f\n"

            // Odd K case: Just do 4 more.
            "2:\n"
            "fmla	v21.4s, bb1.4s, a1.s[0]\n"
            "add	%[a_ptr0], %[a_ptr0], #16\n"
            "fmla	v25.4s, bb1.4s, a2.s[0]\n"
            "add	%[a_ptr1], %[a_ptr1], #16\n"
            "fmla	v29.4s, bb1.4s, a3.s[0]\n"
            "ldr	b1q, [%[b_ptr], #16]\n"

            "fmla	v18.4s, bb2.4s, a0.s[0]\n"
            "add	%[a_ptr2], %[a_ptr2], #16\n"
            "fmla	v22.4s, bb2.4s, a1.s[0]\n"
            "add	%[a_ptr3], %[a_ptr3], #16\n"
            "fmla	v26.4s, bb2.4s, a2.s[0]\n"
            "fmla	v30.4s, bb2.4s, a3.s[0]\n"
            "ldr	b2q, [%[b_ptr], #32]\n"

            "fmla	v19.4s, bb3.4s, a0.s[0]\n"
            "fmla	v23.4s, bb3.4s, a1.s[0]\n"
            "fmla	v27.4s, bb3.4s, a2.s[0]\n"
            "fmla	v31.4s, bb3.4s, a3.s[0]\n"
            "ldr	b3q, [%[b_ptr], #48]\n"

            // Unroll 1
            "fmla	v16.4s, b0a.4s, a0.s[1]\n"
            "add	%[b_ptr], %[b_ptr], #64\n"
            "fmla	v20.4s, b0a.4s, a1.s[1]\n"
            "fmla	v24.4s, b0a.4s, a2.s[1]\n"
            "fmla	v28.4s, b0a.4s, a3.s[1]\n"
            "ldr	b0aq, [%[b_ptr]]\n"

            "fmla	v17.4s, b1a.4s, a0.s[1]\n"
            "fmla	v21.4s, b1a.4s, a1.s[1]\n"
            "fmla	v25.4s, b1a.4s, a2.s[1]\n"
            "fmla	v29.4s, b1a.4s, a3.s[1]\n"
            "ldr	b1aq, [%[b_ptr], #16]\n"

            "fmla	v18.4s, b2a.4s, a0.s[1]\n"
            "fmla	v22.4s, b2a.4s, a1.s[1]\n"
            "fmla	v26.4s, b2a.4s, a2.s[1]\n"
            "fmla	v30.4s, b2a.4s, a3.s[1]\n"
            "ldr	b2aq, [%[b_ptr], #32]\n"

            "fmla	v19.4s, b3a.4s, a0.s[1]\n"
            "fmla	v23.4s, b3a.4s, a1.s[1]\n"
            "fmla	v27.4s, b3a.4s, a2.s[1]\n"
            "fmla	v31.4s, b3a.4s, a3.s[1]\n"
            "ldr	b3aq, [%[b_ptr], #48]\n"

            // Unroll 2
            "fmla	v16.4s, bb0.4s, a0.s[2]\n"
            "add	%[b_ptr], %[b_ptr], #64\n"
            "fmla	v20.4s, bb0.4s, a1.s[2]\n"
            ASM_PREFETCH("[%[c_ptr0], #0x40]")
            "fmla	v24.4s, bb0.4s, a2.s[2]\n"
            "fmla	v28.4s, bb0.4s, a3.s[2]\n"

            "fmla	v17.4s, bb1.4s, a0.s[2]\n"
            "fmla	v21.4s, bb1.4s, a1.s[2]\n"
            ASM_PREFETCH("[%[c_ptr1], #0x40]")
            "fmla	v25.4s, bb1.4s, a2.s[2]\n"
            "fmla	v29.4s, bb1.4s, a3.s[2]\n"

            "fmla	v18.4s, bb2.4s, a0.s[2]\n"
            "fmla	v22.4s, bb2.4s, a1.s[2]\n"
            ASM_PREFETCH("[%[c_ptr2], #0x40]")
            "fmla	v26.4s, bb2.4s, a2.s[2]\n"
            "fmla	v30.4s, bb2.4s, a3.s[2]\n"

            "fmla	v19.4s, bb3.4s, a0.s[2]\n"
            "fmla	v23.4s, bb3.4s, a1.s[2]\n"
            ASM_PREFETCH("[%[c_ptr3], #0x40]")
            "fmla	v27.4s, bb3.4s, a2.s[2]\n"
            "fmla	v31.4s, bb3.4s, a3.s[2]\n"

            // Unroll 3
            "fmla	v16.4s, b0a.4s, a0.s[3]\n"
            "fmla	v17.4s, b1a.4s, a0.s[3]\n"
            "fmla	v18.4s, b2a.4s, a0.s[3]\n"
            "fmla	v19.4s, b3a.4s, a0.s[3]\n"
            "cbnz	%w[odds], 7f\n"

            "fmla	v20.4s, b0a.4s, a1.s[3]\n"
            "str	q16, [%[c_ptr0]]\n"
            "fmla	v21.4s, b1a.4s, a1.s[3]\n"
            "str	q17, [%[c_ptr0], #16]\n"
            "fmla	v22.4s, b2a.4s, a1.s[3]\n"
            "str	q18, [%[c_ptr0], #32]\n"
            "fmla	v23.4s, b3a.4s, a1.s[3]\n"
            "str	q19, [%[c_ptr0], #48]\n"

            "fmla	v24.4s, b0a.4s, a2.s[3]\n"
            "str	q20, [%[c_ptr1]]\n"
            "fmla	v25.4s, b1a.4s, a2.s[3]\n"
            "str	q21, [%[c_ptr1], #16]\n"
            "fmla	v26.4s, b2a.4s, a2.s[3]\n"
            "str	q22, [%[c_ptr1], #32]\n"
            "fmla	v27.4s, b3a.4s, a2.s[3]\n"
            "str	q23, [%[c_ptr1], #48]\n"

            "fmla	v28.4s, b0a.4s, a3.s[3]\n"
            "str	q24, [%[c_ptr2]]\n"
            "fmla	v29.4s, b1a.4s, a3.s[3]\n"
            "str	q25, [%[c_ptr2], #16]\n"
            "fmla	v30.4s, b2a.4s, a3.s[3]\n"
            "str	q26, [%[c_ptr2], #32]\n"
            "fmla	v31.4s, b3a.4s, a3.s[3]\n"
            "str	q27, [%[c_ptr2], #48]\n"
            "b	3f\n"

            // "Odd ones" - lead in from even
            "6:\n"
            "fmla	v20.4s, b0a.4s, a1a.s[3]\n"
            "fmla	v21.4s, b1a.4s, a1a.s[3]\n"
            "ldr	b0q, [%[b_ptr]]\n"
            "fmla	v22.4s, b2a.4s, a1a.s[3]\n"
            "subs	%w[odds], %w[odds], #1\n"
            "fmla	v23.4s, b3a.4s, a1a.s[3]\n"
            "ldr	b1q, [%[b_ptr], #16]\n"

            "fmla	v24.4s, b0a.4s, a2a.s[3]\n"
            "fmla	v25.4s, b1a.4s, a2a.s[3]\n"
            "ldr	b2q, [%[b_ptr], #32]\n"
            "fmla	v26.4s, b2a.4s, a2a.s[3]\n"
            "fmla	v27.4s, b3a.4s, a2a.s[3]\n"
            "ldr	b3q, [%[b_ptr], #48]\n"

            "fmla	v28.4s, b0a.4s, a3a.s[3]\n"
            "ld1r	{a0.4s}, [%[a_ptr0]], #4\n"
            "fmla	v29.4s, b1a.4s, a3a.s[3]\n"
            "fmla	v30.4s, b2a.4s, a3a.s[3]\n"
            "ld1r	{a1.4s}, [%[a_ptr1]], #4\n"
            "fmla	v31.4s, b3a.4s, a3a.s[3]\n"

            "fmla	v16.4s, bb0.4s, a0.4s\n"
            "beq	9f\n"
            "b	8f\n"

            // "Odd ones" - lead in from odd
            "7:\n"
            "fmla	v20.4s, b0a.4s, a1.s[3]\n"
            "subs	%w[odds], %w[odds], #1\n"
            "fmla	v21.4s, b1a.4s, a1.s[3]\n"
            "ldr	b0q, [%[b_ptr]]\n"
            "fmla	v22.4s, b2a.4s, a1.s[3]\n"
            "fmla	v23.4s, b3a.4s, a1.s[3]\n"
            "ldr	b1q, [%[b_ptr], #16]\n"

            "fmla	v24.4s, b0a.4s, a2.s[3]\n"
            "fmla	v25.4s, b1a.4s, a2.s[3]\n"
            "ldr	b2q, [%[b_ptr], #32]\n"
            "fmla	v26.4s, b2a.4s, a2.s[3]\n"
            "fmla	v27.4s, b3a.4s, a2.s[3]\n"
            "ldr	b3q, [%[b_ptr], #48]\n"

            "fmla	v28.4s, b0a.4s, a3.s[3]\n"
            "ld1r	{a0.4s}, [%[a_ptr0]], #4\n"
            "fmla	v29.4s, b1a.4s, a3.s[3]\n"
            "fmla	v30.4s, b2a.4s, a3.s[3]\n"
            "ld1r	{a1.4s}, [%[a_ptr1]], #4\n"
            "fmla	v31.4s, b3a.4s, a3.s[3]\n"

            "fmla	v16.4s, bb0.4s, a0.4s\n"
            "beq	9f\n"

            // "Odd ones" - loop
            "8:\n"
            "fmla	v17.4s, bb1.4s, a0.4s\n"
            "ld1r	{a2.4s}, [%[a_ptr2]], #4\n"
            "fmla	v18.4s, bb2.4s, a0.4s\n"
            "add	%[b_ptr], %[b_ptr], #64\n"
            "fmla	v19.4s, bb3.4s, a0.4s\n"
            "ld1r	{a3.4s}, [%[a_ptr3]], #4\n"

            "fmla	v20.4s, bb0.4s, a1.4s\n"
            "subs	%w[odds], %w[odds], #1\n"
            "fmla	v21.4s, bb1.4s, a1.4s\n"
            "ld1r	{a0.4s}, [%[a_ptr0]], #4\n"
            "fmla	v22.4s, bb2.4s, a1.4s\n"
            "fmla	v23.4s, bb3.4s, a1.4s\n"
            "ld1r	{a1.4s}, [%[a_ptr1]], #4\n"

            "fmla	v24.4s, bb0.4s, a2.4s\n"
            "fmla	v28.4s, bb0.4s, a3.4s\n"
            "ldr	b0q, [%[b_ptr]]\n"
            "fmla	v25.4s, bb1.4s, a2.4s\n"
            "fmla	v29.4s, bb1.4s, a3.4s\n"
            "ldr	b1q, [%[b_ptr], #16]\n"

            "fmla	v26.4s, bb2.4s, a2.4s\n"
            "fmla	v30.4s, bb2.4s, a3.4s\n"
            "ldr	b2q, [%[b_ptr], #32]\n"
            "fmla	v27.4s, bb3.4s, a2.4s\n"
            "fmla	v31.4s, bb3.4s, a3.4s\n"
            "ldr	b3q, [%[b_ptr], #48]\n"
            "fmla	v16.4s, bb0.4s, a0.4s\n"
            "bne	8b\n"

            // "Odd ones" - detached final iteration
            "9:\n"
            "fmla	v17.4s, bb1.4s, a0.4s\n"
            "ld1r	{a2.4s}, [%[a_ptr2]], #4\n"
            "fmla	v18.4s, bb2.4s, a0.4s\n"
            "add	%[b_ptr], %[b_ptr], #64\n"
            "fmla	v19.4s, bb3.4s, a0.4s\n"
            "ld1r	{a3.4s}, [%[a_ptr3]], #4\n"

            "fmla	v20.4s, bb0.4s, a1.4s\n"
            "str	q16, [%[c_ptr0]]\n"
            "fmla	v21.4s, bb1.4s, a1.4s\n"
            "str	q17, [%[c_ptr0], #16]\n"
            "fmla	v22.4s, bb2.4s, a1.4s\n"
            "str	q18, [%[c_ptr0], #32]\n"
            "fmla	v23.4s, bb3.4s, a1.4s\n"
            "str	q19, [%[c_ptr0], #48]\n"

            "fmla	v24.4s, bb0.4s, a2.4s\n"
            "str	q20, [%[c_ptr1]]\n"
            "fmla	v25.4s, bb1.4s, a2.4s\n"
            "str	q21, [%[c_ptr1], #16]\n"
            "fmla	v26.4s, bb2.4s, a2.4s\n"
            "str	q22, [%[c_ptr1], #32]\n"
            "fmla	v27.4s, bb3.4s, a2.4s\n"
            "str	q23, [%[c_ptr1], #48]\n"

            "fmla	v28.4s, bb0.4s, a3.4s\n"
            "str	q24, [%[c_ptr2]]\n"
            "fmla	v29.4s, bb1.4s, a3.4s\n"
            "str	q25, [%[c_ptr2], #16]\n"
            "fmla	v30.4s, bb2.4s, a3.4s\n"
            "str	q26, [%[c_ptr2], #32]\n"
            "fmla	v31.4s, bb3.4s, a3.4s\n"
            "str	q27, [%[c_ptr2], #48]\n"

            "3:\n"
            "str	q28, [%[c_ptr3]]\n"
            // Increment C pointers for next loop - this looks odd if we
            // are using the result buffer, but it's OK as using the
            // result buffer implies there will be no next loop.
            "add	%[c_ptr0], %[c_ptr0], #64\n"
            "str	q29, [%[c_ptr3], #16]\n"
            "add	%[c_ptr1], %[c_ptr1], %[a_incr1], LSL #1\n"
            "str	q30, [%[c_ptr3], #32]\n"
            "add	%[c_ptr2], %[c_ptr2], %[a_incr2], LSL #1\n"
            "str	q31, [%[c_ptr3], #48]\n"
            "add	%[c_ptr3], %[c_ptr3], %[a_incr3], LSL #1\n"

            : [a_ptr0] "+r" (a_ptr0), [a_ptr1] "+r" (a_ptr1), [a_ptr2] "+r" (a_ptr2), [a_ptr3] "+r" (a_ptr3),
            [b_ptr] "+r" (b_ptr), [loops] "+r" (loops), [odds] "+r" (odds),
            [c_ptr0] "+r" (c_ptr0), [c_ptr1] "+r" (c_ptr1), [c_ptr2] "+r" (c_ptr2), [c_ptr3] "+r" (c_ptr3)
            : [oddk] "r" (oddk), [beta0] "r" (beta0), [betaptr] "r" (&beta),
            [a_incr1] "r" (a_incr1), [a_incr2] "r" (a_incr2), [a_incr3] "r" (a_incr3)
            : "v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15",
                    "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31",
                    "cc", "memory"
            );

            /* Copy results from result buffer if needed. */
            if (use_result_buf) {
                for (unsigned int row=0; row<active_rows; row++) {
                    for (unsigned int col=0; col<active_cols; col++) {
                        C[((y + row) * ldc) + (x0 + col)] = C_buf[row * 16 + col];
                    }
                }
            }
        }
    }
}

} // namespace arm_gemm

#endif // __aarch64__