1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
|
/*
* Copyright (c) 2017-2018 Arm Limited.
*
* SPDX-License-Identifier: MIT
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to
* deal in the Software without restriction, including without limitation the
* rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
* sell copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in all
* copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*/
#pragma once
#ifdef __aarch64__
#include "../std_transforms_fixed.hpp"
namespace arm_gemm {
// Actual kernel implementations
void a64_sgemm_asimd_8x12(const float *, const float *, float *, int, int, int);
void a64_sgemm_asimd_8x12_a53(const float *, const float *, float *, int, int, int);
void a64_sgemm_asimd_8x12_a55(const float *, const float *, float *, int, int, int);
void a64_sgemm_asimd_8x12_a55r1(const float *, const float *, float *, int, int, int);
void a64_sgemm_asimd_8x12_x1(const float *, const float *, float *, int, int, int);
// 8x12 SGEMM "strategy" class.
//
// This describes the characteristics of a family of kernels, in terms of
// the required interleave properties and the output block size.
//
// All kernels in the family must share these characteristics. The actual
// kernel to be used can be chosen at runtime, based on the CPU_type
// structure.
class cls_a64_sgemm_8x12 {
public:
typedef float operand_type;
typedef float result_type;
typedef void (*kern_type)(const float *, const float *, float *, int, int, int);
/* Kernel blocking parameters */
static unsigned int out_width() {
return 12;
}
static unsigned int out_height() {
return 8;
}
static unsigned int k_unroll() {
return 1;
}
// Use the standard fixed size transforms.
StdTransformsFixed<operand_type, result_type, 8, 12> transforms = {};
static PerformanceParameters get_performance_parameters(const CPUInfo *ci) {
switch (ci->get_cpu_model()) {
case CPUModel::A55r1:
return { 3.954, 1.252, 1.141 };
case CPUModel::A53:
return { 2.777, 0.987, 0.898 };
case CPUModel::A73:
return { 2.885, 1.429, 1.163 };
default:
return { 7.2307, 3.876, 2.932 };
}
}
kern_type kernel=a64_sgemm_asimd_8x12;
cls_a64_sgemm_8x12(const CPUInfo *ci) {
// Select specific kernel if available
switch(ci->get_cpu_model()) {
case CPUModel::A53:
kernel = a64_sgemm_asimd_8x12_a53;
break;
case CPUModel::A55r0:
kernel = a64_sgemm_asimd_8x12_a55;
break;
case CPUModel::A55r1:
kernel = a64_sgemm_asimd_8x12_a55r1;
break;
case CPUModel::X1:
kernel = a64_sgemm_asimd_8x12_x1;
break;
default:
/* Generic kernel is initialized by default. */
break;
}
}
};
} // namespace arm_gemm
#endif // __aarch64__
|
