diff options
| author | Michele Di Giorgio <michele.digiorgio@arm.com> | 2021-01-19 15:29:02 +0000 |
|---|---|---|
| committer | Sheri Zhang <sheri.zhang@arm.com> | 2021-01-19 18:21:47 +0000 |
| commit | bd2c8e1be0c83d243a9e2bc8eec60853f8dc701a (patch) | |
| tree | 4e644b3bd1e0df1d05939d7e75a16be26d3d1c00 /src/runtime/cpu/operators/CpuAdd.h | |
| parent | 0f7ef8ab2171093855a8f21bd39c8fd7066dd629 (diff) | |
| download | ComputeLibrary-bd2c8e1be0c83d243a9e2bc8eec60853f8dc701a.tar.gz | |
Fix doxygen references to new kernels
Resolves COMPMID-4117
Change-Id: I9945a92402e34b9cfe0ba9ef2a961b168bf62721
Signed-off-by: Michele Di Giorgio <michele.digiorgio@arm.com>
Reviewed-on: https://review.mlplatform.org/c/ml/ComputeLibrary/+/4883
Reviewed-by: Pablo Marquez Tello <pablo.tello@arm.com>
Comments-Addressed: Arm Jenkins <bsgcomp@arm.com>
Tested-by: Arm Jenkins <bsgcomp@arm.com>
Diffstat (limited to 'src/runtime/cpu/operators/CpuAdd.h')
| -rw-r--r-- | src/runtime/cpu/operators/CpuAdd.h | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/src/runtime/cpu/operators/CpuAdd.h b/src/runtime/cpu/operators/CpuAdd.h index 7ddc69b49a..8ae7833f01 100644 --- a/src/runtime/cpu/operators/CpuAdd.h +++ b/src/runtime/cpu/operators/CpuAdd.h @@ -30,7 +30,7 @@ namespace arm_compute { namespace cpu { -/** Basic function to run @ref CpuAddKernel */ +/** Basic function to run @ref kernels::CpuAddKernel */ class CpuAdd : public ICpuOperator { public: @@ -60,7 +60,7 @@ public: * */ void configure(const ITensorInfo *src0, const ITensorInfo *src1, ITensorInfo *dst, ConvertPolicy policy, const ActivationLayerInfo &act_info = ActivationLayerInfo()); - /** Static function to check if given info will lead to a valid configuration of @ref CpuAddKernel + /** Static function to check if given info will lead to a valid configuration of @ref CpuAdd * * @param[in] src0 First input tensor info. Data types supported: U8/QASYMM8/QASYMM8_SIGNED/S16/QSYMM16/F16/S32/F32 * @param[in] src1 Second input tensor info. Data types supported: U8/QASYMM8/QASYMM8_SIGNED/S16/QSYMM16/F16/S32/F32 |