blob: 49dc62dee6c92491229ba31cf96fdbc4d9045e94 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
/*
* SPDX-FileCopyrightText: Copyright 2024 Arm Limited and/or its
* affiliates <open-source-office@arm.com>
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#ifndef TIMER_MPS4_H
#define TIMER_MPS4_H
#include "platform_pmu.h"
#include <stdint.h>
#include <stdbool.h>
#if defined (ARM_NPU)
#include "ethosu_profiler.h" /* Arm Ethos-U NPU profiling functions. */
#endif /* defined (ARM_NPU) */
/* Container for timestamp up-counters. */
typedef struct mps4_pmu_counters_ {
uint32_t counter_1Hz;
uint32_t counter_100Hz;
/* Running at FPGA clock rate. See get_mps4_core_clock(). */
uint32_t counter_fpga;
/* Running at processor core's internal clock rate, triggered by SysTick. */
uint64_t counter_systick;
} mps4_pmu_counters;
/**
* @brief Resets the counters.
*/
void platform_reset_counters(void);
/**
* @brief Gets the current counter values.
* @param[out] Pointer to a pmu_counters object.
**/
void platform_get_counters(pmu_counters* counters);
/**
* @brief Gets the MPS4 core clock
* @return Clock rate in Hz expressed as 32 bit unsigned integer.
*/
uint32_t get_mps4_core_clock(void);
/**
* @brief System tick interrupt handler.
**/
void SysTick_Handler(void);
#endif /* TIMER_MPS4_H */
|
