blob: 2e3646ec618075779047a74c3f87522b140e43ac (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
|
; SPDX-FileCopyrightText: Copyright 2021, 2023 Arm Limited and/or its affiliates <open-source-office@arm.com>
; SPDX-License-Identifier: Apache-2.0
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
; http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
; *************************************************************
; *** Scatter-Loading Description File ***
; *************************************************************
; Please see docs/sections/appendix.md for memory mapping
; information.
;
; Note: Ethos-U NPU can access BRAM, internal SRAM and the DDR
; sections => activation buffers and the model should
; only be placed in those regions.
;
;---------------------------------------------------------
; First load region (ITCM)
;---------------------------------------------------------
LOAD_REGION_0 0x00000000 0x00080000
{
;-----------------------------------------------------
; First part of code mem - 512kiB
;-----------------------------------------------------
itcm.bin 0x00000000 0x00080000
{
*.o (RESET, +First)
* (InRoot$$Sections)
; Essentially only RO-CODE, RO-DATA is in a
; different region.
.ANY (+RO)
}
;-----------------------------------------------------
; 384kiB of 512kiB DTCM is used for any other RW or ZI
; data. Note: this region is internal to the Cortex-M
; CPU.
;-----------------------------------------------------
dtcm.bin 0x20000000 0x00060000
{
; Any R/W and/or zero initialised data
.ANY(+RW +ZI)
}
;-----------------------------------------------------
; 32 kiB of stack space within the DTCM region. See
; `dtcm.bin` for the first section. Note: by virtue of
; being part of DTCM, this region is only accessible
; from Cortex-M55. We use the last DTCM bank
;-----------------------------------------------------
ARM_LIB_STACK 0x20060000 EMPTY ALIGN 8 0x00008000
{}
;-----------------------------------------------------
; FPGA internal SRAM of 2MiB - reserved for activation
; buffers.
; This region should have 3 cycle read latency from
; both Cortex-M55 and Ethos-U NPU
;-----------------------------------------------------
isram.bin 0x31000000 UNINIT ALIGN 16 0x00200000
{
; Cache area (if used)
*.o (.bss.NoInit.ethos_u_cache)
; activation buffers a.k.a tensor arena when
; memory mode sram only or shared sram
*.o (.bss.NoInit.activation_buf_sram)
}
}
;---------------------------------------------------------
; Second load region (DDR)
;---------------------------------------------------------
LOAD_REGION_1 0x70000000 0x02000000
{
;-----------------------------------------------------
; 32 MiB of DDR space for neural network model,
; input vectors and labels. If the activation buffer
; size required by the network is bigger than the
; SRAM size available, it is accommodated here.
;-----------------------------------------------------
ddr.bin 0x70000000 ALIGN 16 0x02000000
{
; nn model's baked in input matrices
*.o (ifm)
; nn model's default space
*.o (nn_model)
; labels
*.o (labels)
Labels.o (+RO-DATA)
; activation buffers a.k.a tensor arena when memory mode dedicated sram
*.o (activation_buf_dram)
; Temporary solution to move s4 operations here.
*s4*.o (+RO +RW +ZI)
}
;-----------------------------------------------------
; First 256kiB of BRAM (FPGA SRAM) used for RO data.
; Note: Total BRAM size available is 1MiB.
;-----------------------------------------------------
bram.bin 0x11000000 ALIGN 8 0x00040000
{
; RO data (incl. unwinding tables for debugging)
.ANY (+RO-DATA)
}
;-----------------------------------------------------
; 768 KiB of remaining part of the 1MiB BRAM used as
; heap space.
;-----------------------------------------------------
ARM_LIB_HEAP 0x11040000 EMPTY ALIGN 8 0x000C0000
{}
;-----------------------------------------------------
; The following regions are for use by the FVP to
; allow loading or dumping of dynamic data into or
; from the memory. These regions are mentioned in
; the CMake subsystem profile. Do not change the
; addresses and sizes below in isolation.
;-----------------------------------------------------
; 32 MiB of model space for run-time load of model
;-----------------------------------------------------
runtime_model 0x90000000 EMPTY ALIGN 16 0x02000000
{}
;-----------------------------------------------------
; 16 MiB of IFM space for run-time loading (FVP only)
;-----------------------------------------------------
runtime_ifm 0x92000000 EMPTY ALIGN 16 0x01000000
{}
;-----------------------------------------------------
; 16 MiB of OFM space for run-time loading (FVP only)
;-----------------------------------------------------
runtime_ofm 0x93000000 EMPTY ALIGN 16 0x01000000
{}
}
|
