aboutsummaryrefslogtreecommitdiff
path: root/include/armnn/Tensor.hpp
AgeCommit message (Collapse)Author
2020-09-30Quantization copy constructorDerek Lamberti
* Fix compiler implicit copy deprecation warning. * Simplify copy operator by removing unnecessary equality comparison. Now just does pointer comparison instead. Change-Id: I9ebe170c637c636919b9d8729a78449148b7f83e Signed-off-by: Derek Lamberti <derek.lamberti@arm.com>
2020-09-11IVGCVSW-5245 Add Quantization operator=() functionKevin May
* Add unit tests to check if Quantization info copied correctly Signed-off-by: Kevin May <kevin.may@arm.com> Change-Id: I7bb7bde5d97e82c57252c6d5131fbe21ad3096d2
2020-07-14Fixing compile error on Ubuntu 16.04Colm Donelan
* gcc-arm-linux-gnueabihf/xenial,now 4:5.3.1-1ubuntu1 amd64 complains about error: array must be initialized with a brace-enclosed initializer in include/armnn/Tensor.hpp:122:81. Signed-off-by: Colm Donelan <Colm.Donelan@arm.com> Change-Id: Ib8f72bbcf86586a704a0e98c5ba07fefdf5665a8
2020-07-03IVGCVSW-5020 Refactor TensorShape to host dynamic tensors and scalar valuesTeresa Charlin
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com> Change-Id: I63f97fad080dbfeec6433c2548f0311173051a6a
2020-06-03remove BOM from filesLaurent Carlier
Change-Id: Ia4b4bb3be0ed6e933c77d58f8e9879b1370e9537 Signed-off-by: Laurent Carlier <laurent.carlier@arm.com>
2020-03-11IVGCVSW-3726 Doxygen touch-upRyan OShea
* Doxygen comment touch-ups * Fixed markup in .dox files * Fixed stylesheet * Doxyfile changes * Added logo file * Added header file Signed-off-by: Ryan OShea <Ryan.OShea2@arm.com> Change-Id: I94c7f5a6923a0bbb5c6ed610f1f55d57e2bb8a49
2019-11-06IVGCVSW-3837 Add support for per-axis quantization to reference ↵Aron Virginas-Tar
Convolution2d workload Signed-off-by: Aron Virginas-Tar <Aron.Virginas-Tar@arm.com> Change-Id: I0ac08ba4864d48e6f64c4ac645dad8ea850be112
2019-10-30IVGCVSW-3831 Add support of per-axis quantization to TensorInfoAron Virginas-Tar
Signed-off-by: Aron Virginas-Tar <Aron.Virginas-Tar@arm.com> Change-Id: Iea09539c92d51e546fbad8b2903b59fc08d66618
2019-05-28IVGCVSW-3119 Rename MergerLayer to ConcatLayerJim Flynn
!android-nn-driver:1210 Change-Id: I940b3b9e421c92bfd55ae996f7bc54ac077f2604 Signed-off-by: Jim Flynn <jim.flynn@arm.com>
2019-05-02IVGCVSW-3039 Unify BindingPointInfo declarationsJim Flynn
Change-Id: I3deb2b9a37e8a8f8f2ed93c64ed0656ae911e24c Signed-off-by: Jim Flynn <jim.flynn@arm.com>
2019-04-16IVGCVSW-2957 MergerLayer subtensor optimization now backend agnosticDerek Lamberti
+ Update clframework pin + Cl and Neon Merger workloads updated to use MemoryLayout agnostic API + Workloads only use sub-tensor optimization if ALL input tensors are sub-tensors + Refactor LayerSupportCommon code to be a bit more succinct Change-Id: Ib61ad4ccbd767e924dff07e61022e0cda4069828 Signed-off-by: Derek Lamberti <derek.lamberti@arm.com>
2019-03-25IVGCVSW-2882 Fix include order in armnn public headersMatthew Bentham
Change-Id: I111eab934824348f5e9c1d1384be5a24546dc19a Signed-off-by: Matthew Bentham <matthew.bentham@arm.com>
2019-03-20IVGCVSW-2814 Extensive ref IsSupported for Activation & AdditionDerek Lamberti
Change-Id: Ib1a795eb129de1ec3f02807a2dff7613d7c6c28d Signed-off-by: Derek Lamberti <derek.lamberti@arm.com>
2019-02-22IVGCVSW-2749 Throw exception in TensorShape when requested index >= number ↵Aron Virginas-Tar
of dimensions Change-Id: I3589b1e901b0f81f6bb17848046a22829f91bb9e Signed-off-by: Aron Virginas-Tar <Aron.Virginas-Tar@arm.com>
2018-12-07IVGCVSW-2268 Remove the input swizzling from ParseConcatMatteo Martincigh
* Removed the input swizzling when the concatenation dimension is 3 in ParseConcat in the TF parser * No longer using the helper ProcessConcatInputTensorInfo, where the input was being swizzled if the concatenation dimension was 3 * Added a new convenience constuctor to TensorShape that initializes a shape to all zeros given only the number of dimensions Change-Id: I82a207e41bddc5fea21a0b5a38eafa24ad75d1c2
2018-09-17IVGCVSW-1807 : change license text in file headersDavid Beck
All changes are the same: // // Copyright © 2017 ARM Ltd. All rights reserved. -// See LICENSE file in the project root for full license information. +// SPDX-License-Identifier: MIT // Change-Id: I37eae011411133663ca9d2b059714d92f8bf8e24
2018-08-31Release 18.08telsoa01
2018-03-09Release 18.02telsoa01
Change-Id: Id3c11dc5ee94ef664374a988fcc6901e9a232fa6
generated by cgit v1.2.1 (git 2.23.0) at 2024-06-24 23:09:34 +0000