Age | Commit message (Collapse) | Author |
|
Signed-off-by: Jan Eilers <jan.eilers@arm.com>
Change-Id: I7cb0a6a8856d8cd9949bec83c1ddce0a454fdf63
|
|
* Fix compiler implicit copy deprecation warning.
* Simplify copy operator by removing unnecessary equality comparison.
Now just does pointer comparison instead.
Change-Id: I9ebe170c637c636919b9d8729a78449148b7f83e
Signed-off-by: Derek Lamberti <derek.lamberti@arm.com>
|
|
* Add unit tests to check if Quantization info copied correctly
Signed-off-by: Kevin May <kevin.may@arm.com>
Change-Id: I7bb7bde5d97e82c57252c6d5131fbe21ad3096d2
|
|
* gcc-arm-linux-gnueabihf/xenial,now 4:5.3.1-1ubuntu1 amd64 complains
about error: array must be initialized with a brace-enclosed initializer
in include/armnn/Tensor.hpp:122:81.
Signed-off-by: Colm Donelan <Colm.Donelan@arm.com>
Change-Id: Ib8f72bbcf86586a704a0e98c5ba07fefdf5665a8
|
|
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: I63f97fad080dbfeec6433c2548f0311173051a6a
|
|
Change-Id: Ia4b4bb3be0ed6e933c77d58f8e9879b1370e9537
Signed-off-by: Laurent Carlier <laurent.carlier@arm.com>
|
|
* Doxygen comment touch-ups
* Fixed markup in .dox files
* Fixed stylesheet
* Doxyfile changes
* Added logo file
* Added header file
Signed-off-by: Ryan OShea <Ryan.OShea2@arm.com>
Change-Id: I94c7f5a6923a0bbb5c6ed610f1f55d57e2bb8a49
|
|
Convolution2d workload
Signed-off-by: Aron Virginas-Tar <Aron.Virginas-Tar@arm.com>
Change-Id: I0ac08ba4864d48e6f64c4ac645dad8ea850be112
|
|
Signed-off-by: Aron Virginas-Tar <Aron.Virginas-Tar@arm.com>
Change-Id: Iea09539c92d51e546fbad8b2903b59fc08d66618
|
|
!android-nn-driver:1210
Change-Id: I940b3b9e421c92bfd55ae996f7bc54ac077f2604
Signed-off-by: Jim Flynn <jim.flynn@arm.com>
|
|
Change-Id: I3deb2b9a37e8a8f8f2ed93c64ed0656ae911e24c
Signed-off-by: Jim Flynn <jim.flynn@arm.com>
|
|
+ Update clframework pin
+ Cl and Neon Merger workloads updated to use MemoryLayout agnostic API
+ Workloads only use sub-tensor optimization if ALL input tensors are sub-tensors
+ Refactor LayerSupportCommon code to be a bit more succinct
Change-Id: Ib61ad4ccbd767e924dff07e61022e0cda4069828
Signed-off-by: Derek Lamberti <derek.lamberti@arm.com>
|
|
Change-Id: I111eab934824348f5e9c1d1384be5a24546dc19a
Signed-off-by: Matthew Bentham <matthew.bentham@arm.com>
|
|
Change-Id: Ib1a795eb129de1ec3f02807a2dff7613d7c6c28d
Signed-off-by: Derek Lamberti <derek.lamberti@arm.com>
|
|
of dimensions
Change-Id: I3589b1e901b0f81f6bb17848046a22829f91bb9e
Signed-off-by: Aron Virginas-Tar <Aron.Virginas-Tar@arm.com>
|
|
* Removed the input swizzling when the concatenation dimension is 3
in ParseConcat in the TF parser
* No longer using the helper ProcessConcatInputTensorInfo, where
the input was being swizzled if the concatenation dimension was 3
* Added a new convenience constuctor to TensorShape that initializes
a shape to all zeros given only the number of dimensions
Change-Id: I82a207e41bddc5fea21a0b5a38eafa24ad75d1c2
|
|
All changes are the same:
//
// Copyright © 2017 ARM Ltd. All rights reserved.
-// See LICENSE file in the project root for full license information.
+// SPDX-License-Identifier: MIT
//
Change-Id: I37eae011411133663ca9d2b059714d92f8bf8e24
|
|
|
|
Change-Id: Id3c11dc5ee94ef664374a988fcc6901e9a232fa6
|