diff options
| author | Nikhil Raj <nikhil.raj@arm.com> | 2023-05-19 11:14:28 +0100 |
|---|---|---|
| committer | Nikhil Raj <nikhil.raj@arm.com> | 2023-05-19 11:14:28 +0100 |
| commit | 8efb48a6847c5cd166c561127ae6611150963ce3 (patch) | |
| tree | f4262b7e54d26021a54bbc310f46d16a291463e5 /23.05/classarmnn_1_1experimental_1_1_working_mem_handle.js | |
| parent | 023fe66a59414a0a7b337c7be5c3c341eb5b55d2 (diff) | |
| download | armnn-8efb48a6847c5cd166c561127ae6611150963ce3.tar.gz | |
Update Doxygen docu for 23.05
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I0a992286f14fa68fcc6e5eba31ac39fed003cbbe
Diffstat (limited to '23.05/classarmnn_1_1experimental_1_1_working_mem_handle.js')
| -rw-r--r-- | 23.05/classarmnn_1_1experimental_1_1_working_mem_handle.js | 21 |
1 files changed, 21 insertions, 0 deletions
diff --git a/23.05/classarmnn_1_1experimental_1_1_working_mem_handle.js b/23.05/classarmnn_1_1experimental_1_1_working_mem_handle.js new file mode 100644 index 0000000000..2b59648fc1 --- /dev/null +++ b/23.05/classarmnn_1_1experimental_1_1_working_mem_handle.js @@ -0,0 +1,21 @@ +var classarmnn_1_1experimental_1_1_working_mem_handle = +[ + [ "InputMemDescriptorCoords", "structarmnn_1_1experimental_1_1_working_mem_handle_1_1_input_mem_descriptor_coords.xhtml", "structarmnn_1_1experimental_1_1_working_mem_handle_1_1_input_mem_descriptor_coords" ], + [ "OutputMemDescriptorCoords", "structarmnn_1_1experimental_1_1_working_mem_handle_1_1_output_mem_descriptor_coords.xhtml", "structarmnn_1_1experimental_1_1_working_mem_handle_1_1_output_mem_descriptor_coords" ], + [ "WorkingMemHandle", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#af67131ba41e1e6df7fe1428bd0475b92", null ], + [ "WorkingMemHandle", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#a96d8b01c08cef8777555dc89c4afe8e8", null ], + [ "~WorkingMemHandle", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#a37c7b7f79e6b8dc05aaf5926fd975622", null ], + [ "Allocate", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#a8518772c5d692e334a76617582b10b92", null ], + [ "Free", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#a2688c89e6bdec61e0f483d9be6fd688c", null ], + [ "GetBindingIdVector", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#abdfaf46d2e4cd003c0f13cdb1f1e6a20", null ], + [ "GetExecutionDataAt", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#ab522849a917e9095c462e5e5980316be", null ], + [ "GetInputConnections", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#ae65834ecb69e3bc6a41ca1a57e4b63ab", null ], + [ "GetInputHandle", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#ab0ba2e3d5e666b99e28a485d117ddfc3", null ], + [ "GetNetworkId", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#a6d485a38c5d662a4aa9471587b4688bb", null ], + [ "GetOutputConnection", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#a39754dbf5b5cb692d3ba97f23b23962f", null ], + [ "GetOutputHandle", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#ad5e03a241b63b19580f8fdd08c3647b7", null ], + [ "GetWorkingMemDescriptorAt", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#a1915a1eb2ba2554103a09de391a9f6bd", null ], + [ "IsAllocated", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#a1a573373f4505385578f830caebf6adb", null ], + [ "MemSyncOutputs", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#a7487c3835e842582920969f2663bcc30", null ], + [ "ValidateBindingIds", "classarmnn_1_1experimental_1_1_working_mem_handle.xhtml#ab35a0f45d4b1bdad5c8e6614c7bf8d18", null ] +];
\ No newline at end of file |