diff options
| author | Jeremy Johnson <jeremy.johnson@arm.com> | 2022-11-16 14:39:55 +0000 |
|---|---|---|
| committer | Jeremy Johnson <jeremy.johnson@arm.com> | 2022-11-16 14:46:02 +0000 |
| commit | 874bb4fe493b2958a21e9a84c22828e82d4ff167 (patch) | |
| tree | 4e4a0e31a9ba5c912373ba3a0419c8c84b03688e /operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_ERRORIF_StrideSmallerOne_1x12x5x10_i8xi4_acci32_st-4-4_pad0000_dilat11/test.json | |
| parent | 7596fd972b49fecfd1c0cc0a425a5d8c64e9c33c (diff) | |
| download | conformance_tests-874bb4fe493b2958a21e9a84c22828e82d4ff167.tar.gz | |
Updating conformance files for BF16 support
Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com>
Change-Id: Iabe3a47a30eaea83f29b160ae2227e57ec22e96d
Diffstat (limited to 'operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_ERRORIF_StrideSmallerOne_1x12x5x10_i8xi4_acci32_st-4-4_pad0000_dilat11/test.json')
| -rw-r--r-- | operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_ERRORIF_StrideSmallerOne_1x12x5x10_i8xi4_acci32_st-4-4_pad0000_dilat11/test.json | 205 |
1 files changed, 205 insertions, 0 deletions
diff --git a/operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_ERRORIF_StrideSmallerOne_1x12x5x10_i8xi4_acci32_st-4-4_pad0000_dilat11/test.json b/operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_ERRORIF_StrideSmallerOne_1x12x5x10_i8xi4_acci32_st-4-4_pad0000_dilat11/test.json new file mode 100644 index 000000000..2bdf8ce09 --- /dev/null +++ b/operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_ERRORIF_StrideSmallerOne_1x12x5x10_i8xi4_acci32_st-4-4_pad0000_dilat11/test.json @@ -0,0 +1,205 @@ +{ + version: { + _major: 0, + _minor: 41, + _patch: 0, + _draft: true + }, + blocks: [ + { + name: "main", + operators: [ + { + op: "CONST", + attribute_type: "NONE", + inputs: [ + + ], + outputs: [ + "const-1" + ] + }, + { + op: "CONST", + attribute_type: "NONE", + inputs: [ + + ], + outputs: [ + "const-2" + ] + }, + { + op: "DEPTHWISE_CONV2D", + attribute_type: "ConvAttribute", + attribute: { + pad: [ + 0, + 0, + 0, + 0 + ], + stride: [ + -4, + -4 + ], + dilation: [ + 1, + 1 + ], + input_zp: -16, + weight_zp: 0, + accum_dtype: "INT32" + }, + inputs: [ + "input-0", + "const-1", + "const-2" + ], + outputs: [ + "result-0" + ] + } + ], + tensors: [ + { + name: "input-0", + shape: [ + 1, + 12, + 5, + 10 + ], + type: "INT8" + }, + { + name: "const-1", + shape: [ + 1, + 1, + 10, + 2 + ], + type: "INT4", + data: [ + 201, + 96, + 177, + 76, + 145, + 240, + 201, + 55, + 154, + 254 + ] + }, + { + name: "const-2", + shape: [ + 20 + ], + type: "INT32", + data: [ + 32, + 188, + 22, + 244, + 87, + 213, + 92, + 50, + 78, + 99, + 97, + 172, + 191, + 217, + 244, + 139, + 220, + 111, + 52, + 44, + 177, + 4, + 188, + 101, + 36, + 205, + 240, + 170, + 236, + 110, + 119, + 220, + 147, + 104, + 108, + 32, + 144, + 220, + 78, + 170, + 51, + 195, + 37, + 92, + 140, + 10, + 184, + 185, + 129, + 39, + 88, + 8, + 248, + 137, + 194, + 214, + 181, + 176, + 219, + 42, + 238, + 181, + 200, + 178, + 201, + 133, + 37, + 153, + 10, + 74, + 181, + 2, + 219, + 75, + 127, + 93, + 116, + 208, + 7, + 34 + ] + }, + { + name: "result-0", + shape: [ + 1, + -2, + 0, + 20 + ], + type: "INT32" + } + ], + inputs: [ + "input-0" + ], + outputs: [ + "result-0" + ] + } + ] +} |