aboutsummaryrefslogtreecommitdiff
path: root/operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_1x9x44x3_i16xi8_acci48_st81_pad0001_dilat11/test.json
diff options
context:
space:
mode:
authorJeremy Johnson <jeremy.johnson@arm.com>2023-01-16 15:17:52 +0000
committerJeremy Johnson <jeremy.johnson@arm.com>2023-01-16 16:40:57 +0000
commitb08fb3e856b7757403ff9aafc9487f9c0ad61fe7 (patch)
tree4b4737ff52e92c1c17922a972384930953a26a61 /operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_1x9x44x3_i16xi8_acci48_st81_pad0001_dilat11/test.json
parent007a2c7c0743b002587cd5e7b4c6b6acbcaedff8 (diff)
downloadconformance_tests-b08fb3e856b7757403ff9aafc9487f9c0ad61fe7.tar.gz
Regen tests after control flow operator support
Includes removing 3 tests that are not needed anymore. Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com> Change-Id: I2c62d95a7b053e9016000d90125e00862f94200e
Diffstat (limited to 'operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_1x9x44x3_i16xi8_acci48_st81_pad0001_dilat11/test.json')
-rw-r--r--operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_1x9x44x3_i16xi8_acci48_st81_pad0001_dilat11/test.json273
1 files changed, 139 insertions, 134 deletions
diff --git a/operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_1x9x44x3_i16xi8_acci48_st81_pad0001_dilat11/test.json b/operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_1x9x44x3_i16xi8_acci48_st81_pad0001_dilat11/test.json
index b70ee5d6f..815202568 100644
--- a/operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_1x9x44x3_i16xi8_acci48_st81_pad0001_dilat11/test.json
+++ b/operators/tensor/depthwise_conv2d_1x1/depthwise_conv2d_1x1_1x9x44x3_i16xi8_acci48_st81_pad0001_dilat11/test.json
@@ -5,152 +5,157 @@
_patch: 0,
_draft: true
},
- blocks: [
+ regions: [
{
name: "main",
- operators: [
+ blocks: [
{
- op: "CONST",
- attribute_type: "NONE",
- inputs: [
+ name: "main",
+ operators: [
+ {
+ op: "CONST",
+ attribute_type: "NONE",
+ inputs: [
- ],
- outputs: [
- "const-1"
- ]
- },
- {
- op: "CONST",
- attribute_type: "NONE",
- inputs: [
+ ],
+ outputs: [
+ "const-1"
+ ]
+ },
+ {
+ op: "CONST",
+ attribute_type: "NONE",
+ inputs: [
+ ],
+ outputs: [
+ "const-2"
+ ]
+ },
+ {
+ op: "DEPTHWISE_CONV2D",
+ attribute_type: "ConvAttribute",
+ attribute: {
+ pad: [
+ 0,
+ 0,
+ 0,
+ 1
+ ],
+ stride: [
+ 8,
+ 1
+ ],
+ dilation: [
+ 1,
+ 1
+ ],
+ input_zp: 0,
+ weight_zp: -125,
+ accum_dtype: "INT48"
+ },
+ inputs: [
+ "input-0",
+ "const-1",
+ "const-2"
+ ],
+ outputs: [
+ "result-0"
+ ]
+ }
+ ],
+ tensors: [
+ {
+ name: "input-0",
+ shape: [
+ 1,
+ 9,
+ 44,
+ 3
+ ],
+ type: "INT16"
+ },
+ {
+ name: "const-1",
+ shape: [
+ 1,
+ 1,
+ 3,
+ 2
+ ],
+ type: "INT8",
+ data: [
+ 112,
+ 242,
+ 158,
+ 39,
+ 25,
+ 146
+ ]
+ },
+ {
+ name: "const-2",
+ shape: [
+ 6
+ ],
+ type: "INT48",
+ data: [
+ 201,
+ 251,
+ 116,
+ 222,
+ 217,
+ 15,
+ 231,
+ 181,
+ 241,
+ 132,
+ 30,
+ 148,
+ 171,
+ 209,
+ 110,
+ 158,
+ 81,
+ 70,
+ 13,
+ 228,
+ 242,
+ 188,
+ 29,
+ 45,
+ 95,
+ 240,
+ 132,
+ 49,
+ 135,
+ 14,
+ 48,
+ 105,
+ 253,
+ 6,
+ 223,
+ 40
+ ]
+ },
+ {
+ name: "result-0",
+ shape: [
+ 1,
+ 2,
+ 45,
+ 6
+ ],
+ type: "INT48"
+ }
],
- outputs: [
- "const-2"
- ]
- },
- {
- op: "DEPTHWISE_CONV2D",
- attribute_type: "ConvAttribute",
- attribute: {
- pad: [
- 0,
- 0,
- 0,
- 1
- ],
- stride: [
- 8,
- 1
- ],
- dilation: [
- 1,
- 1
- ],
- input_zp: 0,
- weight_zp: -125,
- accum_dtype: "INT48"
- },
inputs: [
- "input-0",
- "const-1",
- "const-2"
+ "input-0"
],
outputs: [
"result-0"
]
}
- ],
- tensors: [
- {
- name: "input-0",
- shape: [
- 1,
- 9,
- 44,
- 3
- ],
- type: "INT16"
- },
- {
- name: "const-1",
- shape: [
- 1,
- 1,
- 3,
- 2
- ],
- type: "INT8",
- data: [
- 112,
- 242,
- 158,
- 39,
- 25,
- 146
- ]
- },
- {
- name: "const-2",
- shape: [
- 6
- ],
- type: "INT48",
- data: [
- 201,
- 251,
- 116,
- 222,
- 217,
- 15,
- 231,
- 181,
- 241,
- 132,
- 30,
- 148,
- 171,
- 209,
- 110,
- 158,
- 81,
- 70,
- 13,
- 228,
- 242,
- 188,
- 29,
- 45,
- 95,
- 240,
- 132,
- 49,
- 135,
- 14,
- 48,
- 105,
- 253,
- 6,
- 223,
- 40
- ]
- },
- {
- name: "result-0",
- shape: [
- 1,
- 2,
- 45,
- 6
- ],
- type: "INT48"
- }
- ],
- inputs: [
- "input-0"
- ],
- outputs: [
- "result-0"
]
}
]