diff options
author | James Ward <james.ward@arm.com> | 2023-02-03 13:02:00 +0000 |
---|---|---|
committer | Eric Kunze <eric.kunze@arm.com> | 2023-02-06 19:02:24 +0000 |
commit | 6dad592daec2aeed4473a084f54e60f088597fe4 (patch) | |
tree | 605649f1f4febe0b73d0095076c1ea45a52c4fb6 /operators/tensor/avg_pool2d/avg_pool2d_ERRORIF_WrongInputType_1x7x15x10_i4_acci32_st11_kern22_pad0000/test.json | |
parent | b00b1a1db3067c916671ce76840fd06b551b712b (diff) | |
download | conformance_tests-6dad592daec2aeed4473a084f54e60f088597fe4.tar.gz |
Create MI tests for Tensors: AVG_POOL2D, FULLY_CONNECTED, MATMUL
Signed-off-by: James Ward <james.ward@arm.com>
Change-Id: I3bf038baba78bd9a54b33e6c718e02ff5eae37ad
Diffstat (limited to 'operators/tensor/avg_pool2d/avg_pool2d_ERRORIF_WrongInputType_1x7x15x10_i4_acci32_st11_kern22_pad0000/test.json')
-rw-r--r-- | operators/tensor/avg_pool2d/avg_pool2d_ERRORIF_WrongInputType_1x7x15x10_i4_acci32_st11_kern22_pad0000/test.json | 77 |
1 files changed, 77 insertions, 0 deletions
diff --git a/operators/tensor/avg_pool2d/avg_pool2d_ERRORIF_WrongInputType_1x7x15x10_i4_acci32_st11_kern22_pad0000/test.json b/operators/tensor/avg_pool2d/avg_pool2d_ERRORIF_WrongInputType_1x7x15x10_i4_acci32_st11_kern22_pad0000/test.json new file mode 100644 index 000000000..da52af7e1 --- /dev/null +++ b/operators/tensor/avg_pool2d/avg_pool2d_ERRORIF_WrongInputType_1x7x15x10_i4_acci32_st11_kern22_pad0000/test.json @@ -0,0 +1,77 @@ +{ + version: { + _major: 0, + _minor: 51, + _patch: 0, + _draft: true + }, + regions: [ + { + name: "main", + blocks: [ + { + name: "main", + operators: [ + { + op: "AVG_POOL2D", + attribute_type: "PoolAttribute", + attribute: { + pad: [ + 0, + 0, + 0, + 0 + ], + kernel: [ + 2, + 2 + ], + stride: [ + 1, + 1 + ], + input_zp: 0, + output_zp: 0, + accum_dtype: "INT32" + }, + inputs: [ + "input-0" + ], + outputs: [ + "result-0" + ] + } + ], + tensors: [ + { + name: "input-0", + shape: [ + 1, + 7, + 15, + 10 + ], + type: "INT4" + }, + { + name: "result-0", + shape: [ + 1, + 6, + 14, + 10 + ], + type: "INT4" + } + ], + inputs: [ + "input-0" + ], + outputs: [ + "result-0" + ] + } + ] + } + ] +} |