blob: 13f6f0a9fff9ea71c478b025fa134f82f5f5e4a7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
|
/*
* Copyright (c) 2022 Arm Limited. All rights reserved.
* SPDX-License-Identifier: Apache-2.0
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*/
#include "ethosu_cpu_cache.h"
#include "RTE_Components.h" /* For CPU related defintiions */
#include "ethosu_driver.h" /* Arm Ethos-U driver header */
#include "log_macros.h" /* Logging macros */
void ethosu_flush_dcache(uint32_t *p, size_t bytes)
{
#if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
if (SCB->CCR & SCB_CCR_DC_Msk) {
if (p) {
SCB_CleanDCache_by_Addr((void *) p, (int32_t) bytes);
} else {
SCB_CleanDCache();
}
}
#else
UNUSED(p);
UNUSED(bytes);
#endif /* defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) */
}
void ethosu_invalidate_dcache(uint32_t *p, size_t bytes)
{
#if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
if (SCB->CCR & SCB_CCR_DC_Msk) {
if (p) {
SCB_InvalidateDCache_by_Addr((void *) p, (int32_t) bytes);
} else {
SCB_InvalidateDCache();
}
}
#else
UNUSED(p);
UNUSED(bytes);
#endif /* defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) */
}
|
