summaryrefslogtreecommitdiff
path: root/docs/sections
diff options
context:
space:
mode:
authorConor Kennedy <conor.kennedy@arm.com>2023-02-13 10:50:40 +0000
committerConor Kennedy <conor.kennedy@arm.com>2023-02-13 15:47:33 +0000
commit5cf8e74e702e3d5278c898202cc25b04b812d87a (patch)
treed13ebf0a0a3bc7d7b8bce9dfdc8e77560bb92e71 /docs/sections
parent5b4fea129b2f738fc877916111908b955ad07d5a (diff)
downloadml-embedded-evaluation-kit-5cf8e74e702e3d5278c898202cc25b04b812d87a.tar.gz
MLECO-2709: Inclusive language update
* Update various files to use inclusive language Signed-off-by: Conor Kennedy <conor.kennedy@arm.com> Change-Id: I538f61a400e1d58acb6397bb5e2ba3d912196314
Diffstat (limited to 'docs/sections')
-rw-r--r--docs/sections/timing_adapters.md2
1 files changed, 1 insertions, 1 deletions
diff --git a/docs/sections/timing_adapters.md b/docs/sections/timing_adapters.md
index c1a9cc0..b5d6e98 100644
--- a/docs/sections/timing_adapters.md
+++ b/docs/sections/timing_adapters.md
@@ -137,7 +137,7 @@ cmake .. -DTA_CONFIG_FILE=scripts/cmake/timing_adapter/my_ta_config.cmake
```
## Differences between timing adapter implementations in Arm Corstone-300 and Arm Corstone-310
-Corstone-300 FVP and FPGA implements timing adapters that are tied to AXI masters M0 and M1 on the Ethos-U NPU.
+Corstone-300 FVP and FPGA implements timing adapters that are tied to AXI buses M0 and M1 on the Ethos-U NPU.
Corstone-310 **FPGA** implements timing adapter blocks differently and those are placed on each of the main
memories present on FPGA: SRAM, QSPI flash, DDR and user memory.