| Age | Commit message (Collapse) | Author |
|---|
|
Change-Id: Ie0c57c520d591016855239a502eaf74d23b418fe
Signed-off-by: Ledion Daja <ledion.daja@arm.com>
|
|
FreeRTOS-kernel implements interrupt priority checks, make sure that
'FromISR' API calls are called from interrupts with priority lower
(higher number) or equal to 'configMAX_SYSCALL_INTERRUPT_PRIORITY'.
Change-Id: I152b6cf7ef649a18d171c80e7907d8c8736a3cef
|
|
The timing adapters are attached to the Ethos-U AXI ports and should
only be initialized if the platform has been built with NPU support.
Add priority to init the constructor, insuring it will run before
any other constructor. This is important because the init constructor
sets up UART.
Change-Id: I189687437b95b11f6503c7631720e7883c24ada6
|
|
from drivers
Add mpu driver for upstreaming
After removing of interface library,targets and applications
will list explicitly which libraries to link
Change-Id: Icfa449a2981093161f283e45b4d52ca6199371b8
|
|
Adjusting toolchain files which compiler warnings to enable.
Fixing compiler warnings reported by Arm Clang and Arm GCC.
Change-Id: I715e875904ffd7ecfe994d3093cdf066373981b1
|
|
Setting default value for the timing adapters mode register.
Change-Id: I71efd96b8235d476a0d133c4f93cb97530172ab5
|
|
Change-Id: Ib108298417980a586bed8c8b4e0bb5e57f238316
|
|
Adjust to updated Ethos-U driver
Change-Id: Ie374c29bec2baee4717634588b22f6db419ad9a3
|
|
NPU driver interface currently have functions which have been stepped
each time a compatibilty breaking changed has been introduced. Old
entrypoints have been redefined with macro to use the latest version
for backwards compatibility. This series of patches will remove any
such functions and macro to unify the interface.
Update: All driver entrypoints to support updated interface
Change-Id: Ibe5fa7b2ac909eceb16a6879d4eaf9d0d7e36211
|
|
Note that the MPU is split between S and NS. Code running in
NS (non-secure) state will not have access to S regions, however
it will have access to NS regions unless the MPU_NS is configured
(or other security mechanisms like SAU/IDAU limits access).
The MPU for NS is not enabled or configured in this example code.
Change-Id: I6b07bda25e4dbb23e8c2afdfa01d82ca5611f21a
|
|
- Enable CPU instruction- and data cache by default.
- Add a CMake option to turn CPU cache on/off.
- Add basic MPU configuration for memory areas. Make the code
segment RO (NS address' are reachable from secure state,
hence MPU config entries for both S and NS address of ITCM).
- Target latest NPU API version
Change-Id: Ie9bf2f02e5ad534375d146804fdc66b9f2f6770f
Change-Id: I9def430d1e61d18e521798db4f48ed0a8c58380e
|
|
Update all license headers to the correct years.
Change-Id: I18881cbceabe26066d69d8535bb3cb969cbaeba1
|
|
Add basic skeleton to initialize timing adapters.
See core_software/drivers/timing_adapter/include/timing_adapter.h
for description of settings and API.
Change-Id: I0884f8efc5735b1a837d45e0bb7c6612d329ad58
|
|
Change-Id: I59561365b61d256d3211101739dfb5c3e15488fa
|
|
The source tree is configured for a specific target as defined in the
targets directory.
The common target components are defined in targets/common. Targets
for real platform should include this directory to get the default
target libraries setup.
Change-Id: I7fced4bfacec97432cbbd4125bd5b4cdd21122e3
|
