blob: bc4d50ac927abb86af84a6954d780d66d8e736e0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
//
// Copyright © 2022 Arm Ltd and Contributors. All rights reserved.
// SPDX-License-Identifier: MIT
//
#pragma once
#include "RefBaseWorkload.hpp"
#include <armnn/backends/WorkloadData.hpp>
#include "RefWorkloadUtils.hpp"
namespace armnn
{
struct RefShapeWorkload : public RefBaseWorkload<ShapeQueueDescriptor>
{
public:
using RefBaseWorkload<ShapeQueueDescriptor>::RefBaseWorkload;
virtual void Execute() const override
{
Execute(m_Data.m_Inputs, m_Data.m_Outputs);
}
void ExecuteAsync(ExecutionData& executionData) override
{
WorkingMemDescriptor* workingMemDescriptor = static_cast<WorkingMemDescriptor*>(executionData.m_Data);
Execute(workingMemDescriptor->m_Inputs, workingMemDescriptor->m_Outputs);
}
private:
void Execute(std::vector<ITensorHandle*> inputs, std::vector<ITensorHandle*> outputs) const
{
const TensorShape Shape = GetTensorInfo(inputs[0]).GetShape();
const TensorInfo& outputInfo = GetTensorInfo(outputs[0]);
unsigned int numBytes =
GetTensorInfo(inputs[0]).GetNumDimensions() * GetDataTypeSize(outputInfo.GetDataType());
std::memcpy(outputs[0]->Map(), &Shape, numBytes);
outputs[0]->Unmap();
}
};
} //namespace armnn
|
