From 03c7ff3f6188240baaeaeb405a357a0c58195fec Mon Sep 17 00:00:00 2001 From: Nikhil Raj Date: Tue, 22 Aug 2023 12:00:04 +0100 Subject: IVGCVSW-7702 Update Doxygen Docu for 23.08 Signed-off-by: Nikhil Raj Change-Id: I357a9f7e47614589327c1ac5d95b6224ff77103d --- ...ctional_sequence_lstm_workload_8hpp_source.html | 182 +++++++++++++++++++++ 1 file changed, 182 insertions(+) create mode 100644 23.08/_ref_unidirectional_sequence_lstm_workload_8hpp_source.html (limited to '23.08/_ref_unidirectional_sequence_lstm_workload_8hpp_source.html') diff --git a/23.08/_ref_unidirectional_sequence_lstm_workload_8hpp_source.html b/23.08/_ref_unidirectional_sequence_lstm_workload_8hpp_source.html new file mode 100644 index 0000000000..590578e3f6 --- /dev/null +++ b/23.08/_ref_unidirectional_sequence_lstm_workload_8hpp_source.html @@ -0,0 +1,182 @@ + + + + + + + + +Arm NN: src/backends/reference/workloads/RefUnidirectionalSequenceLstmWorkload.hpp Source File + + + + + + + + + + + + + + + + +
+
+ + + + ArmNN + + + +
+
+  23.08 +
+
+
+ + + + + + + +
+
+ +
+
+
+ +
+ +
+
+ + +
+ +
+ +
+
+
RefUnidirectionalSequenceLstmWorkload.hpp
+
+
+Go to the documentation of this file.
1 //
+
2 // Copyright © 2022 Arm Ltd and Contributors. All rights reserved.
+
3 // SPDX-License-Identifier: MIT
+
4 //
+
5 
+
6 #pragma once
+
7 
+
8 #include <armnn/TypesUtils.hpp>
+
9 
+
10 #include "RefBaseWorkload.hpp"
+
11 #include <armnn/backends/WorkloadData.hpp>
+
12 
+
13 #include "Encoders.hpp"
+
14 #include "Decoders.hpp"
+
15 
+
16 namespace armnn
+
17 {
+
18 
+
19 class RefUnidirectionalSequenceLstmWorkload : public RefBaseWorkload<UnidirectionalSequenceLstmQueueDescriptor>
+
20 {
+
21 public:
+
22  explicit RefUnidirectionalSequenceLstmWorkload(const UnidirectionalSequenceLstmQueueDescriptor& descriptor,
+
23  const WorkloadInfo& info);
+
24 
+
25  void Execute() const override;
+
26  void ExecuteAsync(ExecutionData& executionData) override;
+
27 
+
28 
+
29 private:
+
30  void Execute(std::vector<ITensorHandle*> inputs, std::vector<ITensorHandle*> outputs) const;
+
31  std::unique_ptr<ScopedTensorHandle> m_InputToInputWeightsTensor;
+
32  std::unique_ptr<ScopedTensorHandle> m_InputToForgetWeightsTensor;
+
33  std::unique_ptr<ScopedTensorHandle> m_InputToCellWeightsTensor;
+
34  std::unique_ptr<ScopedTensorHandle> m_InputToOutputWeightsTensor;
+
35  std::unique_ptr<ScopedTensorHandle> m_RecurrentToInputWeightsTensor;
+
36  std::unique_ptr<ScopedTensorHandle> m_RecurrentToForgetWeightsTensor;
+
37  std::unique_ptr<ScopedTensorHandle> m_RecurrentToCellWeightsTensor;
+
38  std::unique_ptr<ScopedTensorHandle> m_RecurrentToOutputWeightsTensor;
+
39  std::unique_ptr<ScopedTensorHandle> m_CellToInputWeightsTensor;
+
40  std::unique_ptr<ScopedTensorHandle> m_CellToForgetWeightsTensor;
+
41  std::unique_ptr<ScopedTensorHandle> m_CellToOutputWeightsTensor;
+
42  std::unique_ptr<ScopedTensorHandle> m_InputGateBiasTensor;
+
43  std::unique_ptr<ScopedTensorHandle> m_ForgetGateBiasTensor;
+
44  std::unique_ptr<ScopedTensorHandle> m_CellBiasTensor;
+
45  std::unique_ptr<ScopedTensorHandle> m_OutputGateBiasTensor;
+
46  std::unique_ptr<ScopedTensorHandle> m_ProjectionWeightsTensor;
+
47  std::unique_ptr<ScopedTensorHandle> m_ProjectionBiasTensor;
+
48  std::unique_ptr<ScopedTensorHandle> m_InputLayerNormWeights;
+
49  std::unique_ptr<ScopedTensorHandle> m_ForgetLayerNormWeights;
+
50  std::unique_ptr<ScopedTensorHandle> m_CellLayerNormWeights;
+
51  std::unique_ptr<ScopedTensorHandle> m_OutputLayerNormWeights;
+
52 
+
53  float m_LayerNormEpsilon = static_cast<float>(1e-8);
+
54 };
+
55 
+
56 } //namespace armnn
+
+
+ + +
armnn::RefUnidirectionalSequenceLstmWorkload::ExecuteAsync
void ExecuteAsync(ExecutionData &executionData) override
Definition: RefUnidirectionalSequenceLstmWorkload.cpp:51
+
armnn::WorkloadInfo
Contains information about TensorInfos of a layer.
Definition: WorkloadInfo.hpp:16
+
armnn::RefUnidirectionalSequenceLstmWorkload::RefUnidirectionalSequenceLstmWorkload
RefUnidirectionalSequenceLstmWorkload(const UnidirectionalSequenceLstmQueueDescriptor &descriptor, const WorkloadInfo &info)
Definition: RefUnidirectionalSequenceLstmWorkload.cpp:19
+ + + +
armnn
Copyright (c) 2021 ARM Limited and Contributors.
Definition: 01_00_quick_start.dox:6
+ + + + + + + + + + -- cgit v1.2.1