Age | Commit message (Collapse) | Author |
|
Change-Id: I2c23a8d7173b07aa8797a771489599762cba5a16
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
|
|
* Fix shellcheck warnings, some have been
suppressed using shellcheck ignore.
Change-Id: Icae175a42bb348a58befb296949edca51713e977
Signed-off-by: James Conroy <james.conroy@arm.com>
|
|
* Update Neon pooling kernel
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I2d2028b29c69156133d42832a6f8e7e2de7d4363
|
|
* [CpuGemmConv2d] Extract skip_im2col and skip_col2im computation.
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: I45ef95e33d8803df6147b7437918151bf67be611
|
|
# Fix Duplicate Template in Pooling3dFixture
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: Ibc92cdf0af6e173005e9d093a301591df126b21e
|
|
# Add CLPool3d Int8 Support
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: Ib5d27bcd55f00c786f8e50ad02b912f62b417a80
|
|
#Enable dynamic cl tuning for dynamically fused kernels
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: Ia398fae766a64216d5ad7ad2d801260dfe836892
|
|
# Add documentations about compiler_prefix and toolchain_prefix
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: I49b058913e9ab85e6765d9b5b87f7394174a6127
|
|
#[arm_gemm] Use static validate to find arm_gemm kernels.
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: If7d9f4af01d312366639d0941d692a9b12481f9d
|
|
# Add CPU Pool3d FP16/32 implementation
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: I39ab2d1169efe17a9a8bd381d36fb5ee514302b9
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I33c0a6a34649e0fe5de65010365c4c60af89d6a5
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I9de79b202df923a27bf9faa6cc9a1a45223a59f0
|
|
* Revert mws heuristics for CpuPool2d
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I6b118de789be4fa9d29aff53925efd1a82329003
|
|
* Decouple fuseBatchNormalizationKernel
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I317b25fdc891f08bb1d2bd5b737bf7b304f4ded1
|
|
* Removing SVE / SVE2 guards from decoupled kernels
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: Ieedc2b66ce59cdcef2ccea459fe320c2e481244f
|
|
* Adding Comments to ComputeLibrary.dir on expected file structure
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: I31d18322ad26ba6f58a89ab1e4917d7b2c755f53
|
|
Signed-off-by: James Conroy <james.conroy@arm.com>
Change-Id: I8233122bf3538cd7dbc788c14c58e73009735389
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I4a0827b072209bcb5abbb53d6e8f3e09e1470ba7
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: Ib6be947127bc47812395e876a783e256ca9157df
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I4c73f697bb6b3f24f85765fa60461ce40c324ea6
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I1760c2a7bca8cf18d16a4e5fe14a8954dda48d80
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I88ccfe33e6149d12a06235fcddefb1cdf543d26a
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I888e2f50d536d2f174e7a6d6264718f0d1579f58
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: Iba258516fadc7f3e4768a690d3a3f4308a186848
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: Ie756828cfb946fe6514ae169551293cbc0fbd309
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I6ceb085dd114112a39feecc81352fd130987a486
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I9fa5a1f4f3825a3c6c5c140eaffad7315806f7af
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I709483dbd12ab1495143e445271476b09f27250d
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I1f6c30f43dd87dd0fa3c98915cd9855e4abc4fd7
|
|
* Crop Kernel Decoupling
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: Ia031fb44a4f9dc99f78f967c3e96a7aaec15cc3a
|
|
* Decouple CpuActivationKernel
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: I81696f8c349aee6093fd038f35c506f0cd8af404
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I13cfaad19121d0e4ae728e2b8da9e9c42895756b
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I5bb1d7ec8a8e0dcea96f7833c961c7ca3bed09a8
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I33806756f2f49026dca8f73fe1940416974c796a
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: Ib6e785d2516ec113b64ac4e3d04fd0eaf1dca407
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I7ab3512efc4c8922348f792b12ed13fb73504776
|
|
* Headers were updated in https://review.mlplatform.org/c/ml/ComputeLibrary/+/6751
* Update ACL pin to dc2282f40b40c0d85b113c792f90d1faa2759f46
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I1ff5d017e1921e5acbf7a5a54abc57d165fa5269
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: Ifc06946de257c000fda364670fe4c3809953273e
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: Ia027c067343fc664e4e6f890e37cdc7fd0d36e8e
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: Ia7eb158dcc42cabde3b60806110b6e5c38c5d689
|
|
* Improve start-up timer for GeMM (floating-point)
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: I065dc7feb79aa0acf7e7ff9d86b296d134f2f97f
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: Ic66f4576fcba9983c0a4586d003654a098b6ee36
|
|
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: Ib6fe82b80e4428d5189c01b3f55f7b30fff2f2a6
|
|
* Fix out-of-bound reads in cl gemm kernels
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: If88ae8b46ed46604f5e6142282affe85a4dd7117
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I49c77f3bc10f0ca404ba5949a4107a79d66d6e92
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I78c3e050ab00cb623be11445f51d6d55fdb35ea5
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I07a28c209a5ad7a020bfedb98873e99317a59369
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I6692e1c6f050438d1ac92c9de4b2aa597e4fbba5
|
|
*Add uint8/int8 support to cpu conv3d
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: Ia587f6009c89258bc48bef959eea2e6e9c686982
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I299d96f30340cf09322bba60cdbe45934ee4d925
|