aboutsummaryrefslogtreecommitdiff
path: root/src/backends/backendsCommon/MemSyncWorkload.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/backends/backendsCommon/MemSyncWorkload.cpp')
-rw-r--r--src/backends/backendsCommon/MemSyncWorkload.cpp11
1 files changed, 9 insertions, 2 deletions
diff --git a/src/backends/backendsCommon/MemSyncWorkload.cpp b/src/backends/backendsCommon/MemSyncWorkload.cpp
index b29c46e918..fe04a3024b 100644
--- a/src/backends/backendsCommon/MemSyncWorkload.cpp
+++ b/src/backends/backendsCommon/MemSyncWorkload.cpp
@@ -1,5 +1,5 @@
//
-// Copyright © 2017 Arm Ltd. All rights reserved.
+// Copyright © 2017 Arm Ltd and Contributors. All rights reserved.
// SPDX-License-Identifier: MIT
//
@@ -14,7 +14,7 @@ namespace armnn
{
SyncMemGenericWorkload::SyncMemGenericWorkload(const MemSyncQueueDescriptor& descriptor,
- const WorkloadInfo& info)
+ const WorkloadInfo& info)
: BaseWorkload<MemSyncQueueDescriptor>(descriptor, info)
{
m_TensorHandle = descriptor.m_Inputs[0];
@@ -27,4 +27,11 @@ void SyncMemGenericWorkload::Execute() const
m_TensorHandle->Unmap();
}
+void SyncMemGenericWorkload::ExecuteAsync(WorkingMemDescriptor& descriptor)
+{
+ ARMNN_SCOPED_PROFILING_EVENT(Compute::Undefined, "SyncMemGeneric_Execute_WorkingMemDescriptor");
+ descriptor.m_Inputs[0]->Map(true);
+ descriptor.m_Inputs[0]->Unmap();
+}
+
} //namespace armnn