diff options
author | Francis Murtagh <francis.murtagh@arm.com> | 2022-08-12 13:54:17 +0100 |
---|---|---|
committer | Nikhil Raj <nikhil.raj@arm.com> | 2022-09-07 14:08:58 +0100 |
commit | 9270d9e52fc1d946cf543c11df71bcc1f7b38544 (patch) | |
tree | 4b763ed4d200f76e170462a1b84a476d1c73a648 /src/backends/tosaReference/workloads | |
parent | ce8204a528b3973b2dbf258095ab048a061263ea (diff) | |
download | armnn-9270d9e52fc1d946cf543c11df71bcc1f7b38544.tar.gz |
IVGCVSW-7159 Implement simple TOSA Reference Backend skeleton
* Added files based on RefBackend
* Added PreCompiled Workload skeleton
* Increment ABI version of armnnTestUtils for CreateInput which had
been left as pure virtual, added base implementation for it.
* Add IsTosaLayerSupported() for Addition
Change-Id: I4c963adf3f50593d17ecdf21554502a64ad3bd76
Diffstat (limited to 'src/backends/tosaReference/workloads')
5 files changed, 136 insertions, 0 deletions
diff --git a/src/backends/tosaReference/workloads/CMakeLists.txt b/src/backends/tosaReference/workloads/CMakeLists.txt new file mode 100644 index 0000000000..7b60c841cf --- /dev/null +++ b/src/backends/tosaReference/workloads/CMakeLists.txt @@ -0,0 +1,18 @@ +# +# Copyright © 2022 Arm Ltd and Contributors. All rights reserved. +# SPDX-License-Identifier: MIT +# + +list(APPEND armnnTosaRefBackendWorkloads_sources + TosaRefBaseWorkload.hpp + TosaRefPreCompiledWorkload.cpp + TosaRefPreCompiledWorkload.hpp +) + +add_library(armnnTosaRefBackendWorkloads OBJECT ${armnnTosaRefBackendWorkloads_sources}) +target_include_directories(armnnTosaRefBackendWorkloads PRIVATE ${PROJECT_SOURCE_DIR}/src/armnn) +target_include_directories(armnnTosaRefBackendWorkloads PRIVATE ${PROJECT_SOURCE_DIR}/src/armnnUtils) +target_include_directories(armnnTosaRefBackendWorkloads PRIVATE ${PROJECT_SOURCE_DIR}/src/backends) +target_include_directories(armnnTosaRefBackendWorkloads PRIVATE ${PROJECT_SOURCE_DIR}/src/profiling) +target_include_directories(armnnTosaRefBackendWorkloads PRIVATE ${PROJECT_SOURCE_DIR}/profiling/common/include) +target_include_directories(armnnTosaRefBackendWorkloads PRIVATE ${PROJECT_SOURCE_DIR}/profiling/client/include) diff --git a/src/backends/tosaReference/workloads/TosaRefBaseWorkload.hpp b/src/backends/tosaReference/workloads/TosaRefBaseWorkload.hpp new file mode 100644 index 0000000000..df82abb02e --- /dev/null +++ b/src/backends/tosaReference/workloads/TosaRefBaseWorkload.hpp @@ -0,0 +1,39 @@ +// +// Copyright © 2022 Arm Ltd and Contributors. All rights reserved. +// SPDX-License-Identifier: MIT +// + +#pragma once + +#include <armnn/backends/Workload.hpp> + +namespace armnn +{ + +template <typename QueueDescriptor> +class TosaRefBaseWorkload : public BaseWorkload<QueueDescriptor> +{ +public: + TosaRefBaseWorkload(const QueueDescriptor& descriptor, const WorkloadInfo& info) + : BaseWorkload<QueueDescriptor>(descriptor, info) + {} + + virtual bool SupportsTensorHandleReplacement() const override + { + return true; + } + + // Replace input tensor handle with the given TensorHandle + void ReplaceInputTensorHandle(ITensorHandle* tensorHandle, unsigned int slot) override + { + this->m_Data.m_Inputs[slot] = tensorHandle; + } + + // Replace output tensor handle with the given TensorHandle + void ReplaceOutputTensorHandle(ITensorHandle* tensorHandle, unsigned int slot) override + { + this->m_Data.m_Outputs[slot] = tensorHandle; + } +}; + +} //namespace armnn
\ No newline at end of file diff --git a/src/backends/tosaReference/workloads/TosaRefPreCompiledWorkload.cpp b/src/backends/tosaReference/workloads/TosaRefPreCompiledWorkload.cpp new file mode 100644 index 0000000000..c4af4d40b1 --- /dev/null +++ b/src/backends/tosaReference/workloads/TosaRefPreCompiledWorkload.cpp @@ -0,0 +1,28 @@ +// +// Copyright © 2022 Arm Ltd and Contributors. All rights reserved. +// SPDX-License-Identifier: MIT +// + +#include "TosaRefPreCompiledWorkload.hpp" + +namespace armnn +{ + +TosaRefPreCompiledWorkload::TosaRefPreCompiledWorkload(const PreCompiledQueueDescriptor& descriptor, + const WorkloadInfo& info) + : BaseWorkload<PreCompiledQueueDescriptor>(descriptor, info) +{ + // Do nothing for now +} + +void TosaRefPreCompiledWorkload::Execute() const +{ + // Do nothing for now +} + +bool TosaRefPreCompiledWorkloadValidate(std::string*) +{ + return true; +} + +} //namespace armnn diff --git a/src/backends/tosaReference/workloads/TosaRefPreCompiledWorkload.hpp b/src/backends/tosaReference/workloads/TosaRefPreCompiledWorkload.hpp new file mode 100644 index 0000000000..30972693de --- /dev/null +++ b/src/backends/tosaReference/workloads/TosaRefPreCompiledWorkload.hpp @@ -0,0 +1,43 @@ +// +// Copyright © 2022 Arm Ltd and Contributors. All rights reserved. +// SPDX-License-Identifier: MIT +// + +#pragma once + +#include "armnn/backends/Workload.hpp" + +#include <memory> +#include <string> +#include <vector> + +namespace armnn +{ + +bool TosaRefPreCompiledWorkloadValidate(std::string* reasonIfUnsupported); + +class TosaRefPreCompiledWorkload : public BaseWorkload<PreCompiledQueueDescriptor> +{ +public: + TosaRefPreCompiledWorkload(const PreCompiledQueueDescriptor& descriptor, + const WorkloadInfo& info); + void Execute() const override; + +private: + bool SupportsTensorHandleReplacement() const override + { + return true; + } + + void ReplaceInputTensorHandle(ITensorHandle* tensorHandle, unsigned int slot) override + { + this->m_Data.m_Inputs[slot] = tensorHandle; + } + + void ReplaceOutputTensorHandle(ITensorHandle* tensorHandle, unsigned int slot) override + { + this->m_Data.m_Outputs[slot] = tensorHandle; + } +}; + +} //namespace armnn diff --git a/src/backends/tosaReference/workloads/TosaRefWorkloads.hpp b/src/backends/tosaReference/workloads/TosaRefWorkloads.hpp new file mode 100644 index 0000000000..e7b439926b --- /dev/null +++ b/src/backends/tosaReference/workloads/TosaRefWorkloads.hpp @@ -0,0 +1,8 @@ +// +// Copyright © 2022 Arm Ltd and Contributors. All rights reserved. +// SPDX-License-Identifier: MIT +// + +#pragma once + +#include "TosaRefPreCompiledWorkload.hpp" |