aboutsummaryrefslogtreecommitdiff
path: root/src/backends/gpuFsa/layers/GpuFsaElementwiseBinarySub.hpp
diff options
context:
space:
mode:
authorJohn Mcloughlin <john.mcloughlin@arm.com>2024-01-31 11:00:27 +0000
committerJohn Mcloughlin <john.mcloughlin@arm.com>2024-01-31 21:24:23 +0000
commit829e13edbe9487b5a0600688cec6312b867e2f07 (patch)
tree2b9176173e73afc1f1cdf62cec334c7ee64e7123 /src/backends/gpuFsa/layers/GpuFsaElementwiseBinarySub.hpp
parente4134fc28ce2a9c751fb22ff84b733d067255849 (diff)
downloadarmnn-829e13edbe9487b5a0600688cec6312b867e2f07.tar.gz
IVGCVSW-7568 Implement Sub ElementwiseBinary operator GpuFsa
* Added support for Gpu Sub operator * Added unit tests Signed-off-by: John Mcloughlin <john.mcloughlin@arm.com> Change-Id: I1efaa485772a3716e3781566843bd50bd9bab811
Diffstat (limited to 'src/backends/gpuFsa/layers/GpuFsaElementwiseBinarySub.hpp')
-rw-r--r--src/backends/gpuFsa/layers/GpuFsaElementwiseBinarySub.hpp23
1 files changed, 23 insertions, 0 deletions
diff --git a/src/backends/gpuFsa/layers/GpuFsaElementwiseBinarySub.hpp b/src/backends/gpuFsa/layers/GpuFsaElementwiseBinarySub.hpp
new file mode 100644
index 0000000000..59d8189f1f
--- /dev/null
+++ b/src/backends/gpuFsa/layers/GpuFsaElementwiseBinarySub.hpp
@@ -0,0 +1,23 @@
+//
+// Copyright © 2024 Arm Ltd and Contributors. All rights reserved.
+// SPDX-License-Identifier: MIT
+//
+
+#pragma once
+
+#include <armnn/Descriptors.hpp>
+
+#include <gpuFsa/GpuFsaBackend.hpp>
+
+namespace armnn
+{
+
+ using namespace arm_compute::experimental::dynamic_fusion;
+
+ arm_compute::Status GpuFsaElementwiseBinarySubValidate(const TensorInfo& input0,
+ const TensorInfo& input1);
+
+ void GpuFsaElementwiseBinarySubCreateOp(GpuFsaPreCompiledBlob* blob,
+ const TensorInfo& input0,
+ const TensorInfo& input1);
+} \ No newline at end of file