diff options
author | Teresa Charlin <teresa.charlinreyes@arm.com> | 2021-05-31 18:47:33 +0100 |
---|---|---|
committer | Jim Flynn <jim.flynn@arm.com> | 2021-06-16 14:26:12 +0000 |
commit | 50de4fa4e7e0dd02a442ba350a1b40f293cb5a01 (patch) | |
tree | b37e0ae81033a1cb70911750affe2961682dd62d /src/backends/cl/workloads/ClSinWorkload.cpp | |
parent | 2ef580100c8de1bf8acea854607ac1e552e9703f (diff) | |
download | armnn-50de4fa4e7e0dd02a442ba350a1b40f293cb5a01.tar.gz |
IVGCVSW-6088 Add Sin and Log to ElementWiseUnary
* Ref workload
* Cl workload
* Neon workload
* Serializer
* Deserializer
* Remove boost include from TensorTest.cpp
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: I498548169cc77609c55cf3105f1de5a7429772cf
Diffstat (limited to 'src/backends/cl/workloads/ClSinWorkload.cpp')
-rw-r--r-- | src/backends/cl/workloads/ClSinWorkload.cpp | 45 |
1 files changed, 45 insertions, 0 deletions
diff --git a/src/backends/cl/workloads/ClSinWorkload.cpp b/src/backends/cl/workloads/ClSinWorkload.cpp new file mode 100644 index 0000000000..17572c657b --- /dev/null +++ b/src/backends/cl/workloads/ClSinWorkload.cpp @@ -0,0 +1,45 @@ +// +// Copyright © 2021 Arm Ltd and Contributors. All rights reserved. +// SPDX-License-Identifier: MIT +// + +#include "ClSinWorkload.hpp" + +#include "ClWorkloadUtils.hpp" + +#include <aclCommon/ArmComputeTensorUtils.hpp> +#include <armnn/utility/PolymorphicDowncast.hpp> + +#include <cl/ClTensorHandle.hpp> + +namespace armnn +{ + +arm_compute::Status ClSinWorkloadValidate(const TensorInfo& input, const TensorInfo& output) +{ + const arm_compute::TensorInfo aclInput = armcomputetensorutils::BuildArmComputeTensorInfo(input); + const arm_compute::TensorInfo aclOutput = armcomputetensorutils::BuildArmComputeTensorInfo(output); + + return arm_compute::CLSinLayer::validate(&aclInput, &aclOutput); +} + +ClSinWorkload::ClSinWorkload(const ElementwiseUnaryQueueDescriptor& descriptor, + const WorkloadInfo& info, + const arm_compute::CLCompileContext& clCompileContext) + : BaseWorkload<ElementwiseUnaryQueueDescriptor>(descriptor, info) +{ + m_Data.ValidateInputsOutputs("ClSinWorkload", 1, 1); + + arm_compute::ICLTensor& input = PolymorphicDowncast<ClTensorHandle*>(m_Data.m_Inputs[0])->GetTensor(); + arm_compute::ICLTensor& output = PolymorphicDowncast<ClTensorHandle*>(m_Data.m_Outputs[0])->GetTensor(); + + m_SinLayer.configure(clCompileContext, &input, &output); +} + +void ClSinWorkload::Execute() const +{ + ARMNN_SCOPED_PROFILING_EVENT_CL("ClSinWorkload_Execute"); + RunClFunction(m_SinLayer, CHECK_LOCATION()); +} + +} // namespace armnn |