diff options
author | Nikhil Raj <nikhil.raj@arm.com> | 2019-07-05 12:22:58 +0100 |
---|---|---|
committer | Matteo Martincigh <matteo.martincigh@arm.com> | 2019-07-05 12:55:51 +0000 |
commit | 91e4c6d43921b735e6aee78d8611bc0372eda4df (patch) | |
tree | 0a1cf9d18ba23984c6a66a79cf8105834b00ef55 /src/backends/cl/workloads/ClPreluWorkload.cpp | |
parent | 328d92b84e6bd29906bf1fc496b1103af7f7e115 (diff) | |
download | armnn-91e4c6d43921b735e6aee78d8611bc0372eda4df.tar.gz |
IVGCVSW-3293 Add CL backend support for PReLU
Change-Id: I1bb187db89bb3eb883b8f0aca4c3439d82b56583
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Diffstat (limited to 'src/backends/cl/workloads/ClPreluWorkload.cpp')
-rw-r--r-- | src/backends/cl/workloads/ClPreluWorkload.cpp | 48 |
1 files changed, 48 insertions, 0 deletions
diff --git a/src/backends/cl/workloads/ClPreluWorkload.cpp b/src/backends/cl/workloads/ClPreluWorkload.cpp new file mode 100644 index 0000000000..1813105c21 --- /dev/null +++ b/src/backends/cl/workloads/ClPreluWorkload.cpp @@ -0,0 +1,48 @@ +// +// Copyright © 2017 Arm Ltd. All rights reserved. +// SPDX-License-Identifier: MIT +// + +#include "ClPreluWorkload.hpp" +#include "ClWorkloadUtils.hpp" +#include <backendsCommon/CpuTensorHandle.hpp> +#include <aclCommon/ArmComputeUtils.hpp> +#include <cl/ClLayerSupport.hpp> +#include <cl/ClTensorHandle.hpp> + +namespace armnn +{ + +arm_compute::Status ClPreluWorkloadValidate(const TensorInfo& input, + const TensorInfo& alpha, + const TensorInfo& output) +{ + const arm_compute::TensorInfo aclInput = armcomputetensorutils::BuildArmComputeTensorInfo(input); + const arm_compute::TensorInfo aclAlpha = armcomputetensorutils::BuildArmComputeTensorInfo(alpha); + const arm_compute::TensorInfo aclOutput = armcomputetensorutils::BuildArmComputeTensorInfo(output); + + return arm_compute::CLPReluLayer::validate(&aclInput, + &aclAlpha, + &aclOutput); +} + +ClPreluWorkload::ClPreluWorkload(const PreluQueueDescriptor& descriptor, + const WorkloadInfo& info) + : BaseWorkload<PreluQueueDescriptor>(descriptor, info) +{ + m_Data.ValidateInputsOutputs("ClPreluWorkload", 1, 1); + + arm_compute::ICLTensor& input = static_cast<IClTensorHandle*>(m_Data.m_Inputs[0])->GetTensor(); + arm_compute::ICLTensor& alpha = static_cast<IClTensorHandle*>(m_Data.m_Inputs[1])->GetTensor(); + arm_compute::ICLTensor& output = static_cast<IClTensorHandle*>(m_Data.m_Outputs[0])->GetTensor(); + + m_PreluLayer.configure(&input, &alpha, &output); +} + +void ClPreluWorkload::Execute() const +{ + ARMNN_SCOPED_PROFILING_EVENT_CL("ClPreluWorkload_Execute"); + RunClFunction(m_PreluLayer, CHECK_LOCATION()); +} + +} //namespace armnn |