1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
|
/*
* Copyright (c) 2022 Arm Limited.
*
* SPDX-License-Identifier: MIT
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to
* deal in the Software without restriction, including without limitation the
* rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
* sell copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in all
* copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*/
#ifndef SRC_RUNTIME_HEURISTICS_INDIRECT_CONV_ICLINDIRECTCONVKERNELCONFIG
#define SRC_RUNTIME_HEURISTICS_INDIRECT_CONV_ICLINDIRECTCONVKERNELCONFIG
#include "arm_compute/core/GPUTarget.h"
#include "arm_compute/core/KernelDescriptors.h"
#include "arm_compute/core/Types.h"
#include "src/core/common/Macros.h"
namespace arm_compute
{
namespace cl_indirect_conv
{
/** Basic container for the OpenCL indirect convolution configuration functions */
template <class T>
class ClIndirectConvConfigArray
{
public:
/** Alias for F32 index */
static constexpr size_t DT_F32 = 0;
/** Alias for F16 index */
static constexpr size_t DT_F16 = 1;
/** Constructor
*
* @param[in] func_f32 Function to call for indirect convolution F32
* @param[in] func_f16 Function to call for indirect convolution F16
*
*/
ClIndirectConvConfigArray(T func_f32, T func_f16) : _configs{func_f32, func_f16}
{
}
/** Method to return the indirect convolution configuration function based on data type
*
* @param[in] data_type Input data type
*
* @return the valid function otherwise it returns nullptr if the data type is not valid
*/
T get_function(DataType data_type)
{
switch (data_type)
{
case DataType::F32:
return _configs.at(DT_F32);
case DataType::F16:
return _configs.at(DT_F16);
default:
return nullptr;
}
}
private:
std::array<T, 2> _configs;
};
/** Basic interface for the indirect convolution kernel configuration */
class IClIndirectConvKernelConfig
{
public:
/** Constructor
*
* @param[in] arch GPU target
*/
IClIndirectConvKernelConfig(GPUTarget arch) : _target(arch)
{
}
ARM_COMPUTE_DISALLOW_COPY_ALLOW_MOVE(IClIndirectConvKernelConfig);
/** Virtual destructor */
virtual ~IClIndirectConvKernelConfig() = default;
/** This method returns the @ref DirectConvComputeKernelInfo for the given inputs
*
* @param[in] src Source tensor (activation tensor)
* @param[in] wei Weights tensor
* @param[in] conv_info Convolution info
*/
virtual DirectConvComputeKernelInfo
configure(const ITensorInfo *src, const ITensorInfo *wei, const PadStrideInfo &conv_info) = 0;
protected:
GPUTarget _target;
};
} // namespace cl_indirect_conv
} // namespace arm_compute
#endif /* SRC_RUNTIME_HEURISTICS_INDIRECT_CONV_ICLINDIRECTCONVKERNELCONFIG */
|
