1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
|
/*
* Copyright (c) 2021, 2023 Arm Limited.
*
* SPDX-License-Identifier: MIT
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to
* deal in the Software without restriction, including without limitation the
* rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
* sell copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in all
* copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*/
#pragma once
#if defined(ARM_COMPUTE_ENABLE_SVE)
namespace {
void sve_transpose_interleave_8VL_1x8(uint8_t *out, const uint8_t *in, size_t width, size_t in_stride, size_t height)
{
uint8_t *pad_row = reinterpret_cast<uint8_t *>(alloca(width * sizeof(uint8_t)));
if (height % 8) {
memset(pad_row, 0, width * sizeof(uint8_t));
}
size_t out_stride = 8 * roundup<size_t>(height, 8) * get_vector_length<uint64_t>();
__asm__ __volatile__(
"ptrue p1.b\n"
"1:" // Main row loop: Head
"mov x10, %x[in]\n"
"add x9, x10, %x[in_stride]\n"
"add x28, x9, %x[in_stride]\n"
"add x27, x28, %x[in_stride]\n"
"add x26, x27, %x[in_stride]\n"
"add x25, x26, %x[in_stride]\n"
"add x24, x25, %x[in_stride]\n"
"add x23, x24, %x[in_stride]\n"
"cmp %x[height], #0x7\n"
"add %x[in], x23, %x[in_stride]\n"
"csel x23, x23, %x[pad_row], GT\n"
"csel x24, x24, %x[pad_row], GE\n"
"cmp %x[height], #0x5\n"
"mov x22, %x[width]\n"
"cntb x21, ALL, MUL #2\n"
"csel x25, x25, %x[pad_row], GT\n"
"csel x26, x26, %x[pad_row], GE\n"
"cmp %x[height], #0x3\n"
"csel x27, x27, %x[pad_row], GT\n"
"csel x28, x28, %x[pad_row], GE\n"
"cmp %x[height], #0x1\n"
"csel x9, x9, %x[pad_row], GT\n"
"cmp x22, x21\n"
"mov x20, %x[out]\n"
"sub %x[height], %x[height], #0x8\n"
"blt 3f\n"
"2:" // Main row loop: Unroll column loop
"ld1b { z23.b }, p1/Z, [x10]\n"
"ld1b { z22.b }, p1/Z, [x9]\n"
"sub x22, x22, x21\n"
"cmp x22, x21\n"
"ld1b { z20.b }, p1/Z, [x28]\n"
"ld1b { z21.b }, p1/Z, [x27]\n"
"ld1b { z19.b }, p1/Z, [x26]\n"
"ld1b { z18.b }, p1/Z, [x25]\n"
"zip1 z5.b, z23.b, z19.b\n"
"zip1 z4.b, z22.b, z18.b\n"
"ld1b { z17.b }, p1/Z, [x24]\n"
"ld1b { z16.b }, p1/Z, [x23]\n"
"zip1 z3.b, z20.b, z17.b\n"
"zip1 z31.b, z21.b, z16.b\n"
"ld1b { z25.b }, p1/Z, [x10, #1, MUL VL]\n"
"ld1b { z24.b }, p1/Z, [x9, #1, MUL VL]\n"
"zip2 z2.b, z23.b, z19.b\n"
"zip2 z30.b, z20.b, z17.b\n"
"ld1b { z23.b }, p1/Z, [x28, #1, MUL VL]\n"
"ld1b { z20.b }, p1/Z, [x27, #1, MUL VL]\n"
"zip2 z22.b, z22.b, z18.b\n"
"zip2 z21.b, z21.b, z16.b\n"
"ld1b { z19.b }, p1/Z, [x26, #1, MUL VL]\n"
"ld1b { z18.b }, p1/Z, [x25, #1, MUL VL]\n"
"zip1 z29.b, z25.b, z19.b\n"
"zip1 z28.b, z24.b, z18.b\n"
"ld1b { z17.b }, p1/Z, [x24, #1, MUL VL]\n"
"ld1b { z16.b }, p1/Z, [x23, #1, MUL VL]\n"
"zip1 z27.b, z23.b, z17.b\n"
"zip1 z26.b, z20.b, z16.b\n"
"zip2 z1.b, z25.b, z19.b\n"
"zip2 z25.b, z23.b, z17.b\n"
"addvl x10, x10, #2\n"
"addvl x9, x9, #2\n"
"zip2 z24.b, z24.b, z18.b\n"
"zip2 z16.b, z20.b, z16.b\n"
"addvl x28, x28, #2\n"
"addvl x27, x27, #2\n"
"zip1 z0.b, z5.b, z3.b\n"
"zip1 z17.b, z4.b, z31.b\n"
"addvl x26, x26, #2\n"
"addvl x25, x25, #2\n"
"zip2 z20.b, z5.b, z3.b\n"
"zip2 z19.b, z4.b, z31.b\n"
"addvl x24, x24, #2\n"
"addvl x23, x23, #2\n"
"zip1 z31.b, z2.b, z30.b\n"
"zip1 z18.b, z22.b, z21.b\n"
"zip2 z30.b, z2.b, z30.b\n"
"zip2 z23.b, z22.b, z21.b\n"
"zip1 z22.b, z29.b, z27.b\n"
"zip1 z21.b, z28.b, z26.b\n"
"zip2 z29.b, z29.b, z27.b\n"
"zip2 z28.b, z28.b, z26.b\n"
"zip1 z27.b, z1.b, z25.b\n"
"zip1 z26.b, z24.b, z16.b\n"
"zip2 z25.b, z1.b, z25.b\n"
"zip2 z24.b, z24.b, z16.b\n"
"zip1 z16.b, z0.b, z17.b\n"
"zip2 z17.b, z0.b, z17.b\n"
"st1b { z16.b }, p1, [x20]\n"
"zip1 z16.b, z20.b, z19.b\n"
"zip2 z20.b, z20.b, z19.b\n"
"st1b { z17.b }, p1, [x20, #1, MUL VL]\n"
"zip1 z19.b, z31.b, z18.b\n"
"zip2 z18.b, z31.b, z18.b\n"
"st1b { z16.b }, p1, [x20, #2, MUL VL]\n"
"zip1 z17.b, z30.b, z23.b\n"
"zip2 z16.b, z30.b, z23.b\n"
"st1b { z20.b }, p1, [x20, #3, MUL VL]\n"
"st1b { z19.b }, p1, [x20, #4, MUL VL]\n"
"zip1 z23.b, z22.b, z21.b\n"
"zip2 z22.b, z22.b, z21.b\n"
"st1b { z18.b }, p1, [x20, #5, MUL VL]\n"
"zip1 z21.b, z29.b, z28.b\n"
"zip2 z20.b, z29.b, z28.b\n"
"st1b { z17.b }, p1, [x20, #6, MUL VL]\n"
"zip1 z19.b, z27.b, z26.b\n"
"zip2 z18.b, z27.b, z26.b\n"
"st1b { z16.b }, p1, [x20, #7, MUL VL]\n"
"add x20, x20, %x[out_stride]\n"
"zip1 z17.b, z25.b, z24.b\n"
"zip2 z16.b, z25.b, z24.b\n"
"st1b { z23.b }, p1, [x20]\n"
"st1b { z22.b }, p1, [x20, #1, MUL VL]\n"
"st1b { z21.b }, p1, [x20, #2, MUL VL]\n"
"st1b { z20.b }, p1, [x20, #3, MUL VL]\n"
"st1b { z19.b }, p1, [x20, #4, MUL VL]\n"
"st1b { z18.b }, p1, [x20, #5, MUL VL]\n"
"st1b { z17.b }, p1, [x20, #6, MUL VL]\n"
"st1b { z16.b }, p1, [x20, #7, MUL VL]\n"
"add x20, x20, %x[out_stride]\n"
"bge 2b\n"
"3:" // Main row loop: Unroll column loop skip
"cbz x22, 5f\n"
"4:" // Main row loop: Column loop
"whilelt p0.b, XZR, x22\n"
"ld1b { z25.b }, p0/Z, [x10]\n"
"ld1b { z27.b }, p0/Z, [x9]\n"
"decd x22, ALL, MUL #8\n"
"ld1b { z26.b }, p0/Z, [x28]\n"
"ld1b { z24.b }, p0/Z, [x27]\n"
"cmp x22, #0x0\n"
"addvl x10, x10, #1\n"
"ld1b { z22.b }, p0/Z, [x26]\n"
"ld1b { z21.b }, p0/Z, [x25]\n"
"zip1 z20.b, z25.b, z22.b\n"
"zip1 z23.b, z27.b, z21.b\n"
"ld1b { z17.b }, p0/Z, [x24]\n"
"ld1b { z16.b }, p0/Z, [x23]\n"
"zip1 z19.b, z26.b, z17.b\n"
"zip1 z18.b, z24.b, z16.b\n"
"zip2 z25.b, z25.b, z22.b\n"
"zip2 z22.b, z26.b, z17.b\n"
"addvl x9, x9, #1\n"
"addvl x28, x28, #1\n"
"zip2 z21.b, z27.b, z21.b\n"
"zip2 z16.b, z24.b, z16.b\n"
"addvl x27, x27, #1\n"
"addvl x26, x26, #1\n"
"zip1 z24.b, z20.b, z19.b\n"
"zip1 z17.b, z23.b, z18.b\n"
"addvl x25, x25, #1\n"
"addvl x24, x24, #1\n"
"zip2 z20.b, z20.b, z19.b\n"
"zip2 z19.b, z23.b, z18.b\n"
"addvl x23, x23, #1\n"
"zip1 z23.b, z25.b, z22.b\n"
"zip1 z18.b, z21.b, z16.b\n"
"zip2 z22.b, z25.b, z22.b\n"
"zip2 z21.b, z21.b, z16.b\n"
"zip1 z16.b, z24.b, z17.b\n"
"zip2 z17.b, z24.b, z17.b\n"
"st1b { z16.b }, p1, [x20]\n"
"zip1 z16.b, z20.b, z19.b\n"
"zip2 z20.b, z20.b, z19.b\n"
"st1b { z17.b }, p1, [x20, #1, MUL VL]\n"
"zip1 z19.b, z23.b, z18.b\n"
"zip2 z18.b, z23.b, z18.b\n"
"st1b { z16.b }, p1, [x20, #2, MUL VL]\n"
"zip1 z17.b, z22.b, z21.b\n"
"zip2 z16.b, z22.b, z21.b\n"
"st1b { z20.b }, p1, [x20, #3, MUL VL]\n"
"st1b { z19.b }, p1, [x20, #4, MUL VL]\n"
"st1b { z18.b }, p1, [x20, #5, MUL VL]\n"
"st1b { z17.b }, p1, [x20, #6, MUL VL]\n"
"st1b { z16.b }, p1, [x20, #7, MUL VL]\n"
"add x20, x20, %x[out_stride]\n"
"bgt 4b\n"
"5:" // Main row loop: Column loop skip
"cmp %x[height], #0x1\n"
"addvl %x[out], %x[out], #8\n"
"bge 1b\n"
: [height] "+&r" (height), [in] "+&r" (in), [out] "+&r" (out)
: [in_stride] "r" (in_stride), [out_stride] "r" (out_stride), [pad_row] "r" (pad_row), [width] "r" (width)
: "cc", "memory", "p0", "p1", "x9", "x10", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "x28", "z0", "z1", "z2", "z3", "z4", "z5", "z16", "z17", "z18", "z19", "z20", "z21", "z22", "z23", "z24", "z25", "z26", "z27", "z28", "z29", "z30", "z31"
);
}
} // anonymous namespace
template<>
void Transform<8, 8, true, VLType::SVE>(
uint8_t *out, const uint8_t *in, int stride, int x0, int xmax, int k0, int kmax)
{
sve_transpose_interleave_8VL_1x8(
reinterpret_cast<uint8_t *>(out),
reinterpret_cast<const uint8_t *>(in + k0 * stride + x0),
(xmax-x0) * sizeof(uint8_t) / 1,
stride * sizeof(uint8_t),
(kmax-k0)
);
}
template<>
void Transform<8, 8, true, VLType::SVE>(
int8_t *out, const int8_t *in, int stride, int x0, int xmax, int k0, int kmax)
{
sve_transpose_interleave_8VL_1x8(
reinterpret_cast<uint8_t *>(out),
reinterpret_cast<const uint8_t *>(in + k0 * stride + x0),
(xmax-x0) * sizeof(int8_t) / 1,
stride * sizeof(int8_t),
(kmax-k0)
);
}
#endif // defined(ARM_COMPUTE_ENABLE_SVE)
|
