1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
|
/*
* Copyright (c) 2022-2023 Arm Limited.
*
* SPDX-License-Identifier: MIT
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to
* deal in the Software without restriction, including without limitation the
* rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
* sell copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in all
* copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*/
#pragma once
#if defined(ARM_COMPUTE_ENABLE_SME)
namespace {
void sme_transpose_interleave_16VL_2x2(uint16_t *out, const uint16_t *in, size_t width, size_t in_stride, size_t height)
{
uint16_t *pad_row = reinterpret_cast<uint16_t *>(alloca(width * sizeof(uint16_t)));
if (height % 2) {
memset(pad_row, 0, width * sizeof(uint16_t));
}
size_t out_stride = 16 * roundup<size_t>(height, 2) * sme::get_vector_length<uint16_t>();
__asm__ __volatile__(
".inst 0xd503477f // SMSTART ZA\n"
"ptrue p6.b\n"
"1:" // Main row loop: Head
"mov x25, %x[in]\n"
"cmp %x[height], #0x1\n"
"add x24, x25, %x[in_stride]\n"
"mov x23, %x[out]\n"
"add %x[in], x24, %x[in_stride]\n"
"csel x24, x24, %x[pad_row], GT\n"
"sub %x[height], %x[height], #0x2\n"
"mov x22, %x[width]\n"
"2:" // Main row loop: Column loop
"mov x21, x22\n"
"mov x20, x23\n"
"whilelt p1.h, XZR, x21\n"
"dech x21\n"
"whilelt p0.h, XZR, x21\n"
"dech x21\n"
"ld1h { z21.h }, p1/Z, [x25]\n"
"whilelt p5.h, XZR, x21\n"
"dech x21\n"
"ld1h { z20.h }, p0/Z, [x25, #1, MUL VL]\n"
"whilelt p4.h, XZR, x21\n"
"dech x21\n"
"ld1h { z25.h }, p5/Z, [x25, #2, MUL VL]\n"
"whilelt p3.h, XZR, x21\n"
"dech x21\n"
"ld1h { z24.h }, p4/Z, [x25, #3, MUL VL]\n"
"whilelt p2.h, XZR, x21\n"
"dech x21\n"
"ld1h { z19.h }, p1/Z, [x24]\n"
"whilelt p1.h, XZR, x21\n"
"dech x21\n"
"ld1h { z18.h }, p0/Z, [x24, #1, MUL VL]\n"
"whilelt p0.h, XZR, x21\n"
"ld1h { z17.h }, p5/Z, [x24, #2, MUL VL]\n"
"decw x22, ALL, MUL #16\n"
"ld1h { z16.h }, p4/Z, [x24, #3, MUL VL]\n"
"zip1 z23.h, z21.h, z19.h\n"
"zip2 z22.h, z21.h, z19.h\n"
"cmp x22, #0x0\n"
"ld1h { z21.h }, p3/Z, [x25, #4, MUL VL]\n"
"zip1 z31.h, z20.h, z18.h\n"
"zip2 z30.h, z20.h, z18.h\n"
"add x23, x23, %x[out_stride]\n"
"ld1h { z20.h }, p2/Z, [x25, #5, MUL VL]\n"
"zip1 z29.h, z25.h, z17.h\n"
"zip2 z28.h, z25.h, z17.h\n"
"ld1h { z27.h }, p1/Z, [x25, #6, MUL VL]\n"
"zip1 z26.h, z24.h, z16.h\n"
"zip2 z25.h, z24.h, z16.h\n"
"ld1h { z24.h }, p0/Z, [x25, #7, MUL VL]\n"
"addvl x25, x25, #8\n"
"ld1h { z19.h }, p3/Z, [x24, #4, MUL VL]\n"
"ld1h { z18.h }, p2/Z, [x24, #5, MUL VL]\n"
"ld1h { z17.h }, p1/Z, [x24, #6, MUL VL]\n"
"ld1h { z16.h }, p0/Z, [x24, #7, MUL VL]\n"
"st1h { z23.h }, p6, [x20]\n"
"addvl x24, x24, #8\n"
"zip1 z23.h, z21.h, z19.h\n"
"st1h { z22.h }, p6, [x20, #1, MUL VL]\n"
"zip2 z22.h, z21.h, z19.h\n"
"zip1 z21.h, z20.h, z18.h\n"
"st1h { z31.h }, p6, [x20, #2, MUL VL]\n"
"zip2 z20.h, z20.h, z18.h\n"
"zip1 z19.h, z27.h, z17.h\n"
"st1h { z30.h }, p6, [x20, #3, MUL VL]\n"
"zip2 z18.h, z27.h, z17.h\n"
"zip1 z17.h, z24.h, z16.h\n"
"st1h { z29.h }, p6, [x20, #4, MUL VL]\n"
"zip2 z16.h, z24.h, z16.h\n"
"st1h { z28.h }, p6, [x20, #5, MUL VL]\n"
"st1h { z26.h }, p6, [x20, #6, MUL VL]\n"
"st1h { z25.h }, p6, [x20, #7, MUL VL]\n"
"addvl x20, x20, #16\n"
"st1h { z23.h }, p6, [x20, #-8, MUL VL]\n"
"st1h { z22.h }, p6, [x20, #-7, MUL VL]\n"
"st1h { z21.h }, p6, [x20, #-6, MUL VL]\n"
"st1h { z20.h }, p6, [x20, #-5, MUL VL]\n"
"st1h { z19.h }, p6, [x20, #-4, MUL VL]\n"
"st1h { z18.h }, p6, [x20, #-3, MUL VL]\n"
"st1h { z17.h }, p6, [x20, #-2, MUL VL]\n"
"st1h { z16.h }, p6, [x20, #-1, MUL VL]\n"
"bgt 2b\n"
"3:" // Main row loop: Column loop skip
"cmp %x[height], #0x1\n"
"addvl %x[out], %x[out], #16\n"
"bge 1b\n"
".inst 0xd503467f // SMSTOP\n"
: [height] "+&r" (height), [in] "+&r" (in), [out] "+&r" (out)
: [in_stride] "r" (in_stride), [out_stride] "r" (out_stride), [pad_row] "r" (pad_row), [width] "r" (width)
: "cc", "memory", "p0", "p1", "p2", "p3", "p4", "p5", "p6", "p7", "p8", "p9", "p10", "p11", "p12", "p13", "p14", "p15", "x20", "x21", "x22", "x23", "x24", "x25", "z0", "z1", "z2", "z3", "z4", "z5", "z6", "z7", "z8", "z9", "z10", "z11", "z12", "z13", "z14", "z15", "z16", "z17", "z18", "z19", "z20", "z21", "z22", "z23", "z24", "z25", "z26", "z27", "z28", "z29", "z30", "z31"
);
}
} // anonymous namespace
template<>
void Transform<16, 2, true, VLType::SME>(
bfloat16 *out, const bfloat16 *in, int stride, int x0, int xmax, int k0, int kmax)
{
sme_transpose_interleave_16VL_2x2(
reinterpret_cast<uint16_t *>(out),
reinterpret_cast<const uint16_t *>(in + k0 * stride + x0),
(xmax-x0) * sizeof(bfloat16) / 2,
stride * sizeof(bfloat16),
(kmax-k0)
);
}
template<>
void Transform<16, 2, true, VLType::SME>(
__fp16 *out, const __fp16 *in, int stride, int x0, int xmax, int k0, int kmax)
{
sme_transpose_interleave_16VL_2x2(
reinterpret_cast<uint16_t *>(out),
reinterpret_cast<const uint16_t *>(in + k0 * stride + x0),
(xmax-x0) * sizeof(__fp16) / 2,
stride * sizeof(__fp16),
(kmax-k0)
);
}
#endif // defined(ARM_COMPUTE_ENABLE_SME)
|
