1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
|
/*
* Copyright (c) 2021 Arm Limited.
*
* SPDX-License-Identifier: MIT
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to
* deal in the Software without restriction, including without limitation the
* rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
* sell copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in all
* copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*/
#include <cstddef>
#include <cstdint>
#if defined(__ARM_FEATURE_SVE)
namespace arm_conv {
namespace depthwise {
void sve_fp32_nhwc_3x3_s1_output4x4_mla_depthfirst_indirect_impl(
const float *const *const input_ptrs,
float *const *const outptrs,
const void *params,
unsigned int n_channels,
const float activation_min,
const float activation_max
)
{
struct Args
{
float *const *outptrs;
const void *params;
const float min, max;
const float *inptrs[36];
Args(
const float *const *const input_ptrs,
float *const *const outptrs,
const void *const params,
const float min,
const float max
) : outptrs(outptrs), params(params), min(min), max(max)
{
inptrs[0] = input_ptrs[14];
inptrs[1] = input_ptrs[0];
inptrs[2] = input_ptrs[5];
inptrs[3] = input_ptrs[15];
inptrs[4] = input_ptrs[30];
inptrs[5] = input_ptrs[35];
inptrs[6] = input_ptrs[20];
inptrs[7] = input_ptrs[1];
inptrs[8] = input_ptrs[4];
inptrs[9] = input_ptrs[21];
inptrs[10] = input_ptrs[6];
inptrs[11] = input_ptrs[11];
inptrs[12] = input_ptrs[24];
inptrs[13] = input_ptrs[8];
inptrs[14] = input_ptrs[29];
inptrs[15] = input_ptrs[9];
inptrs[16] = input_ptrs[31];
inptrs[17] = input_ptrs[13];
inptrs[18] = input_ptrs[34];
inptrs[19] = input_ptrs[16];
inptrs[20] = input_ptrs[2];
inptrs[21] = input_ptrs[19];
inptrs[22] = input_ptrs[3];
inptrs[23] = input_ptrs[12];
inptrs[24] = input_ptrs[22];
inptrs[25] = input_ptrs[17];
inptrs[26] = input_ptrs[18];
inptrs[27] = input_ptrs[26];
inptrs[28] = input_ptrs[23];
inptrs[29] = input_ptrs[32];
inptrs[30] = input_ptrs[27];
inptrs[31] = input_ptrs[33];
inptrs[32] = input_ptrs[7];
inptrs[33] = input_ptrs[10];
inptrs[34] = input_ptrs[25];
inptrs[35] = input_ptrs[28];
}
};
Args params_struct(input_ptrs, outptrs, params,
activation_min, activation_max);
__asm__ __volatile__(
"ldr x5, [%x[params_struct], %[offsetof_args_outptrs]]\n"
"ptrue p3.b\n"
"ldr x6, [%x[params_struct], %[offsetof_args_params]]\n"
"add x7, %x[params_struct], %[offsetof_Args_inptrs]\n"
"ld1rw { z15.s }, p3/Z, [%x[params_struct], %[offsetof_args_min]]\n"
"cntb x8, ALL, MUL #2\n"
"ld1rw { z14.s }, p3/Z, [%x[params_struct], %[offsetof_args_max]]\n"
"mov x17, #0x0\n"
"ld1w { z13.s }, p3/Z, [x6]\n"
"mov z31.d, z13.d\n"
"ld1w { z0.s }, p3/Z, [x6, #1, MUL VL]\n"
"cntw x16\n"
"mov z30.d, z13.d\n"
"ld1w { z1.s }, p3/Z, [x6, #2, MUL VL]\n"
"sub x15, XZR, x16\n"
"mov z29.d, z13.d\n"
"ld1w { z2.s }, p3/Z, [x6, #3, MUL VL]\n"
"whilelt p2.s, XZR, %x[n_channels]\n"
"mov z28.d, z13.d\n"
"ld1w { z3.s }, p3/Z, [x6, #4, MUL VL]\n"
"cmp x16, %x[n_channels]\n"
"mov z27.d, z13.d\n"
"ld1w { z4.s }, p3/Z, [x6, #5, MUL VL]\n"
"mov z26.d, z13.d\n"
"ld1w { z5.s }, p3/Z, [x6, #6, MUL VL]\n"
"mov z25.d, z13.d\n"
"ld1w { z6.s }, p3/Z, [x6, #7, MUL VL]\n"
"addvl x6, x6, #16\n"
"mov z24.d, z13.d\n"
"ld1w { z7.s }, p3/Z, [x6, #-8, MUL VL]\n"
"mov z23.d, z13.d\n"
"ld1w { z8.s }, p3/Z, [x6, #-7, MUL VL]\n"
"addvl x6, x6, #-6\n"
"mov z22.d, z13.d\n"
"ldp x14, x13, [x7, #0x0]\n"
"mov z21.d, z13.d\n"
"ldp x12, x11, [x7, #0x10]\n"
"mov z20.d, z13.d\n"
"ld1w { z9.s }, p2/Z, [x14, x17, LSL #2]\n"
"mov z19.d, z13.d\n"
"mov z18.d, z13.d\n"
"prfm pldl1keep, [x14, x8]\n"
"mov z17.d, z13.d\n"
"ld1w { z10.s }, p2/Z, [x13, x17, LSL #2]\n"
"mov z16.d, z13.d\n"
"prfm pldl1keep, [x13, x8]\n"
"ld1w { z11.s }, p2/Z, [x12, x17, LSL #2]\n"
"prfm pldl1keep, [x12, x8]\n"
"ld1w { z12.s }, p2/Z, [x11, x17, LSL #2]\n"
"prfm pldl1keep, [x11, x8]\n"
"bge 2f\n"
"1:" // Channel loop
"fmla z31.s, p3/M, z8.s, z9.s\n"
"ldr x22, [x7, #0x20]\n"
"whilelt p1.s, x16, %x[n_channels]\n"
"fmla z30.s, p3/M, z7.s, z9.s\n"
"ldr x21, [x7, #0x28]\n"
"incw x15\n"
"fmla z29.s, p3/M, z6.s, z9.s\n"
"ldr x20, [x7, #0x30]\n"
"mov p0.b, p2.b\n"
"fmla z27.s, p3/M, z5.s, z9.s\n"
"prfm pldl1keep, [x22, x8]\n"
"fmla z26.s, p3/M, z4.s, z9.s\n"
"prfm pldl1keep, [x21, x8]\n"
"fmla z25.s, p3/M, z3.s, z9.s\n"
"prfm pldl1keep, [x20, x8]\n"
"fmla z23.s, p3/M, z2.s, z9.s\n"
"ldr x19, [x7, #0x38]\n"
"fmla z22.s, p3/M, z1.s, z9.s\n"
"ldr x10, [x7, #0x40]\n"
"fmla z21.s, p3/M, z0.s, z9.s\n"
"ld1w { z9.s }, p2/Z, [x20, x17, LSL #2]\n"
"fmla z31.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x22, x17, LSL #2]\n"
"fmla z28.s, p3/M, z2.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x21, x17, LSL #2]\n"
"fmla z30.s, p3/M, z8.s, z12.s\n"
"prfm pldl1keep, [x19, x8]\n"
"fmla z29.s, p3/M, z7.s, z12.s\n"
"prfm pldl1keep, [x10, x8]\n"
"fmla z26.s, p3/M, z5.s, z12.s\n"
"ldr x9, [x7, #0x48]\n"
"fmla z28.s, p3/M, z6.s, z12.s\n"
"ldr x28, [x7, #0x50]\n"
"fmla z25.s, p3/M, z4.s, z12.s\n"
"ldr x27, [x7, #0x58]\n"
"fmla z24.s, p3/M, z3.s, z12.s\n"
"prfm pldl1keep, [x9, x8]\n"
"fmla z22.s, p3/M, z2.s, z12.s\n"
"prfm pldl1keep, [x28, x8]\n"
"fmla z21.s, p3/M, z1.s, z12.s\n"
"prfm pldl1keep, [x27, x8]\n"
"fmla z20.s, p3/M, z0.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x19, x17, LSL #2]\n"
"fmla z19.s, p3/M, z6.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x9, x17, LSL #2]\n"
"fmla z16.s, p3/M, z8.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x10, x17, LSL #2]\n"
"fmla z27.s, p3/M, z8.s, z9.s\n"
"ldr x26, [x7, #0x60]\n"
"fmla z26.s, p3/M, z7.s, z9.s\n"
"ldr x25, [x7, #0x68]\n"
"fmla z25.s, p3/M, z6.s, z9.s\n"
"ldr x24, [x7, #0x70]\n"
"fmla z23.s, p3/M, z5.s, z9.s\n"
"prfm pldl1keep, [x26, x8]\n"
"fmla z22.s, p3/M, z4.s, z9.s\n"
"prfm pldl1keep, [x25, x8]\n"
"fmla z21.s, p3/M, z3.s, z9.s\n"
"prfm pldl1keep, [x24, x8]\n"
"fmla z19.s, p3/M, z2.s, z9.s\n"
"ldr x23, [x7, #0x78]\n"
"fmla z18.s, p3/M, z1.s, z9.s\n"
"ldr x14, [x7, #0x80]\n"
"fmla z17.s, p3/M, z0.s, z9.s\n"
"ld1w { z9.s }, p2/Z, [x28, x17, LSL #2]\n"
"fmla z31.s, p3/M, z1.s, z12.s\n"
"prfm pldl1keep, [x23, x8]\n"
"fmla z30.s, p3/M, z0.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x27, x17, LSL #2]\n"
"fmla z29.s, p3/M, z2.s, z11.s\n"
"prfm pldl1keep, [x14, x8]\n"
"fmla z28.s, p3/M, z1.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x26, x17, LSL #2]\n"
"fmla z26.s, p3/M, z8.s, z10.s\n"
"ldr x13, [x7, #0x88]\n"
"fmla z25.s, p3/M, z7.s, z10.s\n"
"ldr x12, [x7, #0x90]\n"
"fmla z24.s, p3/M, z6.s, z10.s\n"
"ldr x11, [x7, #0x98]\n"
"fmla z22.s, p3/M, z5.s, z10.s\n"
"prfm pldl1keep, [x13, x8]\n"
"fmla z21.s, p3/M, z4.s, z10.s\n"
"prfm pldl1keep, [x12, x8]\n"
"fmla z20.s, p3/M, z3.s, z10.s\n"
"prfm pldl1keep, [x11, x8]\n"
"fmla z18.s, p3/M, z2.s, z10.s\n"
"ldr x22, [x7, #0xa0]\n"
"fmla z17.s, p3/M, z1.s, z10.s\n"
"ldr x21, [x7, #0xa8]\n"
"fmla z16.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x25, x17, LSL #2]\n"
"fmla z31.s, p3/M, z3.s, z9.s\n"
"prfm pldl1keep, [x22, x8]\n"
"fmla z27.s, p3/M, z0.s, z9.s\n"
"prfm pldl1keep, [x21, x8]\n"
"fmla z28.s, p3/M, z5.s, z12.s\n"
"ldr x20, [x7, #0xb0]\n"
"fmla z24.s, p3/M, z2.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x23, x17, LSL #2]\n"
"fmla z23.s, p3/M, z6.s, z11.s\n"
"ldr x19, [x7, #0xb8]\n"
"fmla z19.s, p3/M, z3.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x24, x17, LSL #2]\n"
"fmla z31.s, p3/M, z5.s, z10.s\n"
"prfm pldl1keep, [x20, x8]\n"
"fmla z30.s, p3/M, z4.s, z10.s\n"
"prfm pldl1keep, [x19, x8]\n"
"fmla z29.s, p3/M, z3.s, z10.s\n"
"ldr x10, [x7, #0xc0]\n"
"fmla z27.s, p3/M, z2.s, z10.s\n"
"ldr x9, [x7, #0xc8]\n"
"fmla z26.s, p3/M, z1.s, z10.s\n"
"ldr x28, [x7, #0xd0]\n"
"fmla z25.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x13, x17, LSL #2]\n"
"fmla z20.s, p3/M, z8.s, z11.s\n"
"prfm pldl1keep, [x10, x8]\n"
"fmla z16.s, p3/M, z5.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x14, x17, LSL #2]\n"
"fmla z30.s, p3/M, z5.s, z12.s\n"
"prfm pldl1keep, [x9, x8]\n"
"fmla z29.s, p3/M, z4.s, z12.s\n"
"prfm pldl1keep, [x28, x8]\n"
"fmla z28.s, p3/M, z3.s, z12.s\n"
"ldr x27, [x7, #0xd8]\n"
"fmla z26.s, p3/M, z2.s, z12.s\n"
"ldr x26, [x7, #0xe0]\n"
"fmla z25.s, p3/M, z1.s, z12.s\n"
"ldr x25, [x7, #0xe8]\n"
"fmla z24.s, p3/M, z0.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x11, x17, LSL #2]\n"
"fmla z19.s, p3/M, z7.s, z11.s\n"
"prfm pldl1keep, [x27, x8]\n"
"fmla z18.s, p3/M, z6.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x12, x17, LSL #2]\n"
"fmla z31.s, p3/M, z7.s, z10.s\n"
"prfm pldl1keep, [x26, x8]\n"
"fmla z30.s, p3/M, z6.s, z10.s\n"
"prfm pldl1keep, [x25, x8]\n"
"fmla z27.s, p3/M, z4.s, z10.s\n"
"ldr x24, [x7, #0xf0]\n"
"fmla z26.s, p3/M, z3.s, z10.s\n"
"ldr x23, [x7, #0xf8]\n"
"fmla z23.s, p3/M, z1.s, z10.s\n"
"ldr x14, [x7, #0x100]\n"
"fmla z22.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x22, x17, LSL #2]\n"
"fmla z17.s, p3/M, z8.s, z11.s\n"
"prfm pldl1keep, [x24, x8]\n"
"fmla z16.s, p3/M, z7.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x21, x17, LSL #2]\n"
"fmla z29.s, p3/M, z8.s, z12.s\n"
"prfm pldl1keep, [x23, x8]\n"
"fmla z28.s, p3/M, z7.s, z12.s\n"
"prfm pldl1keep, [x14, x8]\n"
"fmla z25.s, p3/M, z5.s, z12.s\n"
"ldr x13, [x7, #0x108]\n"
"fmla z24.s, p3/M, z4.s, z12.s\n"
"ldr x12, [x7, #0x110]\n"
"fmla z21.s, p3/M, z2.s, z12.s\n"
"ldr x11, [x7, #0x118]\n"
"fmla z20.s, p3/M, z1.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x20, x17, LSL #2]\n"
"fmla z31.s, p3/M, z2.s, z10.s\n"
"prfm pldl1keep, [x13, x8]\n"
"fmla z30.s, p3/M, z1.s, z10.s\n"
"prfm pldl1keep, [x12, x8]\n"
"fmla z29.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x19, x17, LSL #2]\n"
"fmla z27.s, p3/M, z7.s, z11.s\n"
"prfm pldl1keep, [x11, x8]\n"
"addvl x8, x8, #1\n"
"fmla z26.s, p3/M, z6.s, z11.s\n"
"ldr x22, [x5, #0x0]\n"
"fmla z23.s, p3/M, z4.s, z11.s\n"
"ldr x21, [x5, #0x8]\n"
"fmla z22.s, p3/M, z3.s, z11.s\n"
"ldr x20, [x5, #0x10]\n"
"fmla z19.s, p3/M, z1.s, z11.s\n"
"ldr x19, [x5, #0x18]\n"
"fmla z18.s, p3/M, z0.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x10, x17, LSL #2]\n"
"fmla z30.s, p3/M, z2.s, z12.s\n"
"ld1w { z13.s }, p3/Z, [x6]\n"
"fmla z29.s, p3/M, z1.s, z12.s\n"
"fmla z28.s, p3/M, z0.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x9, x17, LSL #2]\n"
"fmla z31.s, p3/M, z6.s, z10.s\n"
"fmla z27.s, p3/M, z3.s, z10.s\n"
"fmla z23.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x28, x17, LSL #2]\n"
"fmla z25.s, p3/M, z8.s, z11.s\n"
"fmla z24.s, p3/M, z7.s, z11.s\n"
"fmla z21.s, p3/M, z5.s, z11.s\n"
"fmla z20.s, p3/M, z4.s, z11.s\n"
"fmla z17.s, p3/M, z2.s, z11.s\n"
"fmla z16.s, p3/M, z1.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x27, x17, LSL #2]\n"
"fmla z28.s, p3/M, z8.s, z12.s\n"
"fmla z24.s, p3/M, z5.s, z12.s\n"
"fmla z20.s, p3/M, z2.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x26, x17, LSL #2]\n"
"fmla z27.s, p3/M, z6.s, z10.s\n"
"fmla z23.s, p3/M, z3.s, z10.s\n"
"fmla z19.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x25, x17, LSL #2]\n"
"fmla z22.s, p3/M, z7.s, z11.s\n"
"fmla z21.s, p3/M, z6.s, z11.s\n"
"fmla z23.s, p3/M, z8.s, z11.s\n"
"fmla z19.s, p3/M, z5.s, z11.s\n"
"fmla z18.s, p3/M, z4.s, z11.s\n"
"fmla z17.s, p3/M, z3.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x24, x17, LSL #2]\n"
"fmla z24.s, p3/M, z8.s, z12.s\n"
"fmla z20.s, p3/M, z5.s, z12.s\n"
"fmla z16.s, p3/M, z2.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x23, x17, LSL #2]\n"
"fmla z19.s, p3/M, z8.s, z10.s\n"
"fmla z18.s, p3/M, z7.s, z10.s\n"
"fmla z17.s, p3/M, z6.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x14, x17, LSL #2]\n"
"fmla z22.s, p3/M, z8.s, z11.s\n"
"fmla z21.s, p3/M, z7.s, z11.s\n"
"fmla z20.s, p3/M, z6.s, z11.s\n"
"fmla z18.s, p3/M, z5.s, z11.s\n"
"fmla z17.s, p3/M, z4.s, z11.s\n"
"fmla z16.s, p3/M, z3.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x13, x17, LSL #2]\n"
"fmla z31.s, p3/M, z4.s, z10.s\n"
"ldp x14, x13, [x7, #0x0]\n"
"fmla z18.s, p3/M, z8.s, z12.s\n"
"ld1w { z9.s }, p1/Z, [x14, x16, LSL #2]\n"
"fmla z17.s, p3/M, z7.s, z12.s\n"
"fmla z16.s, p3/M, z6.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x12, x17, LSL #2]\n"
"fmla z30.s, p3/M, z3.s, z10.s\n"
"prfm pldl1keep, [x14, x8]\n"
"fmla z27.s, p3/M, z1.s, z10.s\n"
"prfm pldl1keep, [x13, x8]\n"
"fmla z26.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x11, x17, LSL #2]\n"
"incw x17\n"
"fmla z29.s, p3/M, z5.s, z11.s\n"
"ldp x12, x11, [x7, #0x10]\n"
"whilelt p2.s, x17, %x[n_channels]\n"
"fmla z28.s, p3/M, z4.s, z11.s\n"
"ld1w { z0.s }, p3/Z, [x6, #1, MUL VL]\n"
"fmla z25.s, p3/M, z2.s, z11.s\n"
"ld1w { z2.s }, p3/Z, [x6, #3, MUL VL]\n"
"fmla z24.s, p3/M, z1.s, z11.s\n"
"ld1w { z11.s }, p1/Z, [x12, x16, LSL #2]\n"
"fmla z23.s, p3/M, z7.s, z12.s\n"
"prfm pldl1keep, [x12, x8]\n"
"fmla z22.s, p3/M, z6.s, z12.s\n"
"prfm pldl1keep, [x11, x8]\n"
"fmla z19.s, p3/M, z4.s, z12.s\n"
"ld1w { z1.s }, p3/Z, [x6, #2, MUL VL]\n"
"fmla z18.s, p3/M, z3.s, z12.s\n"
"ld1w { z12.s }, p1/Z, [x11, x16, LSL #2]\n"
"fmla z21.s, p3/M, z8.s, z10.s\n"
"ld1w { z3.s }, p3/Z, [x6, #4, MUL VL]\n"
"fmla z20.s, p3/M, z7.s, z10.s\n"
"ld1w { z6.s }, p3/Z, [x6, #7, MUL VL]\n"
"fmla z17.s, p3/M, z5.s, z10.s\n"
"ld1w { z5.s }, p3/Z, [x6, #6, MUL VL]\n"
"fmla z16.s, p3/M, z4.s, z10.s\n"
"ld1w { z10.s }, p1/Z, [x13, x16, LSL #2]\n"
"incw x16\n"
"fmax z31.s, p3/M, z31.s, z15.s\n"
"ld1w { z4.s }, p3/Z, [x6, #5, MUL VL]\n"
"addvl x6, x6, #16\n"
"fmax z30.s, p3/M, z30.s, z15.s\n"
"ld1w { z7.s }, p3/Z, [x6, #-8, MUL VL]\n"
"cmp x16, %x[n_channels]\n"
"fmax z29.s, p3/M, z29.s, z15.s\n"
"ld1w { z8.s }, p3/Z, [x6, #-7, MUL VL]\n"
"addvl x6, x6, #-6\n"
"fmax z28.s, p3/M, z28.s, z15.s\n"
"fmax z27.s, p3/M, z27.s, z15.s\n"
"fmin z31.s, p3/M, z31.s, z14.s\n"
"st1w { z31.s }, p0, [x22, x15, LSL #2]\n"
"mov z31.d, z13.d\n"
"fmin z30.s, p3/M, z30.s, z14.s\n"
"ldr x22, [x5, #0x20]\n"
"fmin z29.s, p3/M, z29.s, z14.s\n"
"st1w { z30.s }, p0, [x21, x15, LSL #2]\n"
"mov z30.d, z13.d\n"
"fmin z28.s, p3/M, z28.s, z14.s\n"
"st1w { z29.s }, p0, [x20, x15, LSL #2]\n"
"mov z29.d, z13.d\n"
"ldr x21, [x5, #0x28]\n"
"fmin z27.s, p3/M, z27.s, z14.s\n"
"ldr x20, [x5, #0x30]\n"
"fmax z26.s, p3/M, z26.s, z15.s\n"
"st1w { z28.s }, p0, [x19, x15, LSL #2]\n"
"mov z28.d, z13.d\n"
"ldr x19, [x5, #0x38]\n"
"fmax z25.s, p3/M, z25.s, z15.s\n"
"st1w { z27.s }, p0, [x22, x15, LSL #2]\n"
"mov z27.d, z13.d\n"
"ldr x22, [x5, #0x40]\n"
"fmin z26.s, p3/M, z26.s, z14.s\n"
"st1w { z26.s }, p0, [x21, x15, LSL #2]\n"
"mov z26.d, z13.d\n"
"fmin z25.s, p3/M, z25.s, z14.s\n"
"ldr x21, [x5, #0x48]\n"
"fmax z24.s, p3/M, z24.s, z15.s\n"
"st1w { z25.s }, p0, [x20, x15, LSL #2]\n"
"mov z25.d, z13.d\n"
"fmax z23.s, p3/M, z23.s, z15.s\n"
"ldr x20, [x5, #0x50]\n"
"fmin z24.s, p3/M, z24.s, z14.s\n"
"st1w { z24.s }, p0, [x19, x15, LSL #2]\n"
"mov z24.d, z13.d\n"
"fmin z23.s, p3/M, z23.s, z14.s\n"
"ldr x19, [x5, #0x58]\n"
"fmax z22.s, p3/M, z22.s, z15.s\n"
"st1w { z23.s }, p0, [x22, x15, LSL #2]\n"
"mov z23.d, z13.d\n"
"fmax z21.s, p3/M, z21.s, z15.s\n"
"ldr x22, [x5, #0x60]\n"
"fmin z22.s, p3/M, z22.s, z14.s\n"
"st1w { z22.s }, p0, [x21, x15, LSL #2]\n"
"mov z22.d, z13.d\n"
"fmin z21.s, p3/M, z21.s, z14.s\n"
"ldr x21, [x5, #0x68]\n"
"fmax z20.s, p3/M, z20.s, z15.s\n"
"st1w { z21.s }, p0, [x20, x15, LSL #2]\n"
"mov z21.d, z13.d\n"
"fmax z19.s, p3/M, z19.s, z15.s\n"
"ldr x20, [x5, #0x70]\n"
"fmin z20.s, p3/M, z20.s, z14.s\n"
"st1w { z20.s }, p0, [x19, x15, LSL #2]\n"
"mov z20.d, z13.d\n"
"fmin z19.s, p3/M, z19.s, z14.s\n"
"ldr x19, [x5, #0x78]\n"
"fmax z18.s, p3/M, z18.s, z15.s\n"
"st1w { z19.s }, p0, [x22, x15, LSL #2]\n"
"mov z19.d, z13.d\n"
"fmax z17.s, p3/M, z17.s, z15.s\n"
"fmin z18.s, p3/M, z18.s, z14.s\n"
"st1w { z18.s }, p0, [x21, x15, LSL #2]\n"
"mov z18.d, z13.d\n"
"fmin z17.s, p3/M, z17.s, z14.s\n"
"st1w { z17.s }, p0, [x20, x15, LSL #2]\n"
"mov z17.d, z13.d\n"
"fmax z16.s, p3/M, z16.s, z15.s\n"
"fmin z16.s, p3/M, z16.s, z14.s\n"
"st1w { z16.s }, p0, [x19, x15, LSL #2]\n"
"mov z16.d, z13.d\n"
"blt 1b\n"
"2:" // Channel tail
"fmla z31.s, p3/M, z8.s, z9.s\n"
"ldr x22, [x7, #0x20]\n"
"incw x15\n"
"fmla z30.s, p3/M, z7.s, z9.s\n"
"ldr x21, [x7, #0x28]\n"
"mov p0.b, p2.b\n"
"fmla z29.s, p3/M, z6.s, z9.s\n"
"ldr x20, [x7, #0x30]\n"
"fmla z27.s, p3/M, z5.s, z9.s\n"
"prfm pldl1keep, [x22, x8]\n"
"fmla z26.s, p3/M, z4.s, z9.s\n"
"prfm pldl1keep, [x21, x8]\n"
"fmla z25.s, p3/M, z3.s, z9.s\n"
"prfm pldl1keep, [x20, x8]\n"
"fmla z23.s, p3/M, z2.s, z9.s\n"
"ldr x19, [x7, #0x38]\n"
"fmla z22.s, p3/M, z1.s, z9.s\n"
"ldr x10, [x7, #0x40]\n"
"fmla z21.s, p3/M, z0.s, z9.s\n"
"ld1w { z9.s }, p2/Z, [x20, x17, LSL #2]\n"
"fmla z31.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x22, x17, LSL #2]\n"
"fmla z28.s, p3/M, z2.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x21, x17, LSL #2]\n"
"fmla z30.s, p3/M, z8.s, z12.s\n"
"prfm pldl1keep, [x19, x8]\n"
"fmla z29.s, p3/M, z7.s, z12.s\n"
"prfm pldl1keep, [x10, x8]\n"
"fmla z26.s, p3/M, z5.s, z12.s\n"
"ldr x9, [x7, #0x48]\n"
"fmla z28.s, p3/M, z6.s, z12.s\n"
"ldr x28, [x7, #0x50]\n"
"fmla z25.s, p3/M, z4.s, z12.s\n"
"ldr x27, [x7, #0x58]\n"
"fmla z24.s, p3/M, z3.s, z12.s\n"
"prfm pldl1keep, [x9, x8]\n"
"fmla z22.s, p3/M, z2.s, z12.s\n"
"prfm pldl1keep, [x28, x8]\n"
"fmla z21.s, p3/M, z1.s, z12.s\n"
"prfm pldl1keep, [x27, x8]\n"
"fmla z20.s, p3/M, z0.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x19, x17, LSL #2]\n"
"fmla z19.s, p3/M, z6.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x9, x17, LSL #2]\n"
"fmla z16.s, p3/M, z8.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x10, x17, LSL #2]\n"
"fmla z27.s, p3/M, z8.s, z9.s\n"
"ldr x26, [x7, #0x60]\n"
"fmla z26.s, p3/M, z7.s, z9.s\n"
"ldr x25, [x7, #0x68]\n"
"fmla z25.s, p3/M, z6.s, z9.s\n"
"ldr x24, [x7, #0x70]\n"
"fmla z23.s, p3/M, z5.s, z9.s\n"
"prfm pldl1keep, [x26, x8]\n"
"fmla z22.s, p3/M, z4.s, z9.s\n"
"prfm pldl1keep, [x25, x8]\n"
"fmla z21.s, p3/M, z3.s, z9.s\n"
"prfm pldl1keep, [x24, x8]\n"
"fmla z19.s, p3/M, z2.s, z9.s\n"
"ldr x23, [x7, #0x78]\n"
"fmla z18.s, p3/M, z1.s, z9.s\n"
"ldr x14, [x7, #0x80]\n"
"fmla z17.s, p3/M, z0.s, z9.s\n"
"ld1w { z9.s }, p2/Z, [x28, x17, LSL #2]\n"
"fmla z31.s, p3/M, z1.s, z12.s\n"
"prfm pldl1keep, [x23, x8]\n"
"fmla z30.s, p3/M, z0.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x27, x17, LSL #2]\n"
"fmla z29.s, p3/M, z2.s, z11.s\n"
"prfm pldl1keep, [x14, x8]\n"
"fmla z28.s, p3/M, z1.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x26, x17, LSL #2]\n"
"fmla z26.s, p3/M, z8.s, z10.s\n"
"ldr x13, [x7, #0x88]\n"
"fmla z25.s, p3/M, z7.s, z10.s\n"
"ldr x12, [x7, #0x90]\n"
"fmla z24.s, p3/M, z6.s, z10.s\n"
"ldr x11, [x7, #0x98]\n"
"fmla z22.s, p3/M, z5.s, z10.s\n"
"prfm pldl1keep, [x13, x8]\n"
"fmla z21.s, p3/M, z4.s, z10.s\n"
"prfm pldl1keep, [x12, x8]\n"
"fmla z20.s, p3/M, z3.s, z10.s\n"
"prfm pldl1keep, [x11, x8]\n"
"fmla z18.s, p3/M, z2.s, z10.s\n"
"ldr x22, [x7, #0xa0]\n"
"fmla z17.s, p3/M, z1.s, z10.s\n"
"ldr x21, [x7, #0xa8]\n"
"fmla z16.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x25, x17, LSL #2]\n"
"fmla z31.s, p3/M, z3.s, z9.s\n"
"prfm pldl1keep, [x22, x8]\n"
"fmla z27.s, p3/M, z0.s, z9.s\n"
"prfm pldl1keep, [x21, x8]\n"
"fmla z28.s, p3/M, z5.s, z12.s\n"
"ldr x20, [x7, #0xb0]\n"
"fmla z24.s, p3/M, z2.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x23, x17, LSL #2]\n"
"fmla z23.s, p3/M, z6.s, z11.s\n"
"ldr x19, [x7, #0xb8]\n"
"fmla z19.s, p3/M, z3.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x24, x17, LSL #2]\n"
"fmla z31.s, p3/M, z5.s, z10.s\n"
"prfm pldl1keep, [x20, x8]\n"
"fmla z30.s, p3/M, z4.s, z10.s\n"
"prfm pldl1keep, [x19, x8]\n"
"fmla z29.s, p3/M, z3.s, z10.s\n"
"ldr x10, [x7, #0xc0]\n"
"fmla z27.s, p3/M, z2.s, z10.s\n"
"ldr x9, [x7, #0xc8]\n"
"fmla z26.s, p3/M, z1.s, z10.s\n"
"ldr x28, [x7, #0xd0]\n"
"fmla z25.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x13, x17, LSL #2]\n"
"fmla z20.s, p3/M, z8.s, z11.s\n"
"prfm pldl1keep, [x10, x8]\n"
"fmla z16.s, p3/M, z5.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x14, x17, LSL #2]\n"
"fmla z30.s, p3/M, z5.s, z12.s\n"
"prfm pldl1keep, [x9, x8]\n"
"fmla z29.s, p3/M, z4.s, z12.s\n"
"prfm pldl1keep, [x28, x8]\n"
"fmla z28.s, p3/M, z3.s, z12.s\n"
"ldr x27, [x7, #0xd8]\n"
"fmla z26.s, p3/M, z2.s, z12.s\n"
"ldr x26, [x7, #0xe0]\n"
"fmla z25.s, p3/M, z1.s, z12.s\n"
"ldr x25, [x7, #0xe8]\n"
"fmla z24.s, p3/M, z0.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x11, x17, LSL #2]\n"
"fmla z19.s, p3/M, z7.s, z11.s\n"
"prfm pldl1keep, [x27, x8]\n"
"fmla z18.s, p3/M, z6.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x12, x17, LSL #2]\n"
"fmla z31.s, p3/M, z7.s, z10.s\n"
"prfm pldl1keep, [x26, x8]\n"
"fmla z30.s, p3/M, z6.s, z10.s\n"
"prfm pldl1keep, [x25, x8]\n"
"fmla z27.s, p3/M, z4.s, z10.s\n"
"ldr x24, [x7, #0xf0]\n"
"fmla z26.s, p3/M, z3.s, z10.s\n"
"ldr x23, [x7, #0xf8]\n"
"fmla z23.s, p3/M, z1.s, z10.s\n"
"ldr x14, [x7, #0x100]\n"
"fmla z22.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x22, x17, LSL #2]\n"
"fmla z17.s, p3/M, z8.s, z11.s\n"
"prfm pldl1keep, [x24, x8]\n"
"fmla z16.s, p3/M, z7.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x21, x17, LSL #2]\n"
"fmla z29.s, p3/M, z8.s, z12.s\n"
"prfm pldl1keep, [x23, x8]\n"
"fmla z28.s, p3/M, z7.s, z12.s\n"
"prfm pldl1keep, [x14, x8]\n"
"fmla z25.s, p3/M, z5.s, z12.s\n"
"ldr x13, [x7, #0x108]\n"
"fmla z24.s, p3/M, z4.s, z12.s\n"
"ldr x12, [x7, #0x110]\n"
"fmla z21.s, p3/M, z2.s, z12.s\n"
"ldr x11, [x7, #0x118]\n"
"fmla z20.s, p3/M, z1.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x20, x17, LSL #2]\n"
"fmla z31.s, p3/M, z2.s, z10.s\n"
"prfm pldl1keep, [x13, x8]\n"
"fmla z30.s, p3/M, z1.s, z10.s\n"
"prfm pldl1keep, [x12, x8]\n"
"fmla z29.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x19, x17, LSL #2]\n"
"fmla z27.s, p3/M, z7.s, z11.s\n"
"prfm pldl1keep, [x11, x8]\n"
"fmla z26.s, p3/M, z6.s, z11.s\n"
"ldr x22, [x5, #0x0]\n"
"fmla z23.s, p3/M, z4.s, z11.s\n"
"ldr x21, [x5, #0x8]\n"
"fmla z22.s, p3/M, z3.s, z11.s\n"
"ldr x20, [x5, #0x10]\n"
"fmla z19.s, p3/M, z1.s, z11.s\n"
"ldr x19, [x5, #0x18]\n"
"fmla z18.s, p3/M, z0.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x10, x17, LSL #2]\n"
"fmla z30.s, p3/M, z2.s, z12.s\n"
"fmla z29.s, p3/M, z1.s, z12.s\n"
"fmla z28.s, p3/M, z0.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x9, x17, LSL #2]\n"
"fmla z31.s, p3/M, z6.s, z10.s\n"
"fmla z27.s, p3/M, z3.s, z10.s\n"
"fmla z23.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x28, x17, LSL #2]\n"
"fmla z25.s, p3/M, z8.s, z11.s\n"
"fmla z24.s, p3/M, z7.s, z11.s\n"
"fmla z21.s, p3/M, z5.s, z11.s\n"
"fmla z20.s, p3/M, z4.s, z11.s\n"
"fmla z17.s, p3/M, z2.s, z11.s\n"
"fmla z16.s, p3/M, z1.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x27, x17, LSL #2]\n"
"fmla z28.s, p3/M, z8.s, z12.s\n"
"fmla z24.s, p3/M, z5.s, z12.s\n"
"fmla z20.s, p3/M, z2.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x26, x17, LSL #2]\n"
"fmla z27.s, p3/M, z6.s, z10.s\n"
"fmla z23.s, p3/M, z3.s, z10.s\n"
"fmla z19.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x25, x17, LSL #2]\n"
"fmla z22.s, p3/M, z7.s, z11.s\n"
"fmla z21.s, p3/M, z6.s, z11.s\n"
"fmla z23.s, p3/M, z8.s, z11.s\n"
"fmla z19.s, p3/M, z5.s, z11.s\n"
"fmla z18.s, p3/M, z4.s, z11.s\n"
"fmla z17.s, p3/M, z3.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x24, x17, LSL #2]\n"
"fmla z24.s, p3/M, z8.s, z12.s\n"
"fmla z20.s, p3/M, z5.s, z12.s\n"
"fmla z16.s, p3/M, z2.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x23, x17, LSL #2]\n"
"fmla z19.s, p3/M, z8.s, z10.s\n"
"fmla z18.s, p3/M, z7.s, z10.s\n"
"fmla z17.s, p3/M, z6.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x14, x17, LSL #2]\n"
"fmla z22.s, p3/M, z8.s, z11.s\n"
"fmla z21.s, p3/M, z7.s, z11.s\n"
"fmla z20.s, p3/M, z6.s, z11.s\n"
"fmla z18.s, p3/M, z5.s, z11.s\n"
"fmla z17.s, p3/M, z4.s, z11.s\n"
"fmla z16.s, p3/M, z3.s, z11.s\n"
"ld1w { z11.s }, p2/Z, [x13, x17, LSL #2]\n"
"fmla z31.s, p3/M, z4.s, z10.s\n"
"fmla z18.s, p3/M, z8.s, z12.s\n"
"fmla z17.s, p3/M, z7.s, z12.s\n"
"fmla z16.s, p3/M, z6.s, z12.s\n"
"ld1w { z12.s }, p2/Z, [x12, x17, LSL #2]\n"
"fmla z30.s, p3/M, z3.s, z10.s\n"
"fmla z27.s, p3/M, z1.s, z10.s\n"
"fmla z26.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x11, x17, LSL #2]\n"
"fmla z29.s, p3/M, z5.s, z11.s\n"
"fmla z28.s, p3/M, z4.s, z11.s\n"
"fmla z25.s, p3/M, z2.s, z11.s\n"
"fmla z24.s, p3/M, z1.s, z11.s\n"
"fmla z23.s, p3/M, z7.s, z12.s\n"
"fmla z22.s, p3/M, z6.s, z12.s\n"
"fmla z19.s, p3/M, z4.s, z12.s\n"
"fmla z18.s, p3/M, z3.s, z12.s\n"
"fmla z21.s, p3/M, z8.s, z10.s\n"
"fmla z20.s, p3/M, z7.s, z10.s\n"
"fmla z17.s, p3/M, z5.s, z10.s\n"
"fmla z16.s, p3/M, z4.s, z10.s\n"
"fmax z31.s, p3/M, z31.s, z15.s\n"
"fmax z30.s, p3/M, z30.s, z15.s\n"
"fmax z29.s, p3/M, z29.s, z15.s\n"
"fmax z28.s, p3/M, z28.s, z15.s\n"
"fmin z31.s, p3/M, z31.s, z14.s\n"
"st1w { z31.s }, p0, [x22, x15, LSL #2]\n"
"fmin z30.s, p3/M, z30.s, z14.s\n"
"fmin z29.s, p3/M, z29.s, z14.s\n"
"ldr x22, [x5, #0x20]\n"
"fmin z28.s, p3/M, z28.s, z14.s\n"
"st1w { z30.s }, p0, [x21, x15, LSL #2]\n"
"fmax z27.s, p3/M, z27.s, z15.s\n"
"fmax z26.s, p3/M, z26.s, z15.s\n"
"st1w { z29.s }, p0, [x20, x15, LSL #2]\n"
"fmax z25.s, p3/M, z25.s, z15.s\n"
"st1w { z28.s }, p0, [x19, x15, LSL #2]\n"
"fmax z24.s, p3/M, z24.s, z15.s\n"
"ldr x21, [x5, #0x28]\n"
"fmax z23.s, p3/M, z23.s, z15.s\n"
"ldr x20, [x5, #0x30]\n"
"fmin z27.s, p3/M, z27.s, z14.s\n"
"ldr x19, [x5, #0x38]\n"
"fmin z26.s, p3/M, z26.s, z14.s\n"
"st1w { z27.s }, p0, [x22, x15, LSL #2]\n"
"fmin z25.s, p3/M, z25.s, z14.s\n"
"fmin z24.s, p3/M, z24.s, z14.s\n"
"st1w { z26.s }, p0, [x21, x15, LSL #2]\n"
"fmin z23.s, p3/M, z23.s, z14.s\n"
"ldr x22, [x5, #0x40]\n"
"fmax z22.s, p3/M, z22.s, z15.s\n"
"ldr x21, [x5, #0x48]\n"
"fmax z21.s, p3/M, z21.s, z15.s\n"
"st1w { z25.s }, p0, [x20, x15, LSL #2]\n"
"fmax z20.s, p3/M, z20.s, z15.s\n"
"st1w { z24.s }, p0, [x19, x15, LSL #2]\n"
"fmax z19.s, p3/M, z19.s, z15.s\n"
"st1w { z23.s }, p0, [x22, x15, LSL #2]\n"
"fmin z22.s, p3/M, z22.s, z14.s\n"
"ldr x20, [x5, #0x50]\n"
"fmin z21.s, p3/M, z21.s, z14.s\n"
"ldr x19, [x5, #0x58]\n"
"fmin z20.s, p3/M, z20.s, z14.s\n"
"ldr x22, [x5, #0x60]\n"
"fmin z19.s, p3/M, z19.s, z14.s\n"
"st1w { z22.s }, p0, [x21, x15, LSL #2]\n"
"fmax z18.s, p3/M, z18.s, z15.s\n"
"st1w { z21.s }, p0, [x20, x15, LSL #2]\n"
"fmax z17.s, p3/M, z17.s, z15.s\n"
"st1w { z20.s }, p0, [x19, x15, LSL #2]\n"
"fmax z16.s, p3/M, z16.s, z15.s\n"
"st1w { z19.s }, p0, [x22, x15, LSL #2]\n"
"ldr x21, [x5, #0x68]\n"
"fmin z18.s, p3/M, z18.s, z14.s\n"
"ldr x20, [x5, #0x70]\n"
"fmin z17.s, p3/M, z17.s, z14.s\n"
"ldr x19, [x5, #0x78]\n"
"fmin z16.s, p3/M, z16.s, z14.s\n"
"st1w { z18.s }, p0, [x21, x15, LSL #2]\n"
"st1w { z17.s }, p0, [x20, x15, LSL #2]\n"
"st1w { z16.s }, p0, [x19, x15, LSL #2]\n"
:
: [n_channels] "r" ((unsigned long) n_channels), [offsetof_Args_inptrs] "I" (offsetof(Args, inptrs)), [offsetof_args_max] "I" (offsetof(Args, max)), [offsetof_args_min] "I" (offsetof(Args, min)), [offsetof_args_outptrs] "I" (offsetof(Args, outptrs)), [offsetof_args_params] "I" (offsetof(Args, params)), [params_struct] "r" (¶ms_struct)
: "cc", "memory", "p0", "p1", "p2", "p3", "x5", "x6", "x7", "x8", "x9", "x10", "x11", "x12", "x13", "x14", "x15", "x16", "x17", "x19", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "x28", "z0", "z1", "z2", "z3", "z4", "z5", "z6", "z7", "z8", "z9", "z10", "z11", "z12", "z13", "z14", "z15", "z16", "z17", "z18", "z19", "z20", "z21", "z22", "z23", "z24", "z25", "z26", "z27", "z28", "z29", "z30", "z31"
);
}
} // namespace depthwise
} // namespace arm_conv
#endif // defined(__ARM_FEATURE_SVE)
|
