1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
|
/*
* Copyright (c) 2022-2023 Arm Limited.
*
* SPDX-License-Identifier: MIT
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to
* deal in the Software without restriction, including without limitation the
* rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
* sell copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in all
* copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*/
#include <cstddef>
#include <cstdint>
#if defined(ARM_COMPUTE_ENABLE_SME2)
namespace arm_conv {
namespace depthwise {
void sme2_fp32_nhwc_3x3_s1_output3x3_mla_depthfirst_direct_impl(
const unsigned int n_tile_rows,
const unsigned int n_tile_cols,
const float *inptr,
int64_t ld_input_row,
int64_t ld_input_col,
float *outptr,
int64_t ld_output_row,
int64_t ld_output_col,
const void *params,
unsigned int n_channels,
const float activation_min,
const float activation_max
)
{
struct Args
{
const uint64_t n_tile_rows, n_tile_cols;
const float *inptr;
const uint64_t ld_input_row;
const uint64_t ld_input_col;
float *outptr;
const uint64_t ld_output_row;
const uint64_t ld_output_col;
const void *params;
const float min, max;
uint64_t tile_i = 0, tile_j = 0;
Args(
const unsigned int n_tile_rows,
const unsigned int n_tile_cols,
const float *inptr,
int64_t ld_input_row,
int64_t ld_input_col,
float *outptr,
int64_t ld_output_row,
int64_t ld_output_col,
const void *params,
const float activation_min,
const float activation_max
) : n_tile_rows(n_tile_rows), n_tile_cols(n_tile_cols), inptr(inptr),
ld_input_row(ld_input_row), ld_input_col(ld_input_col), outptr(outptr),
ld_output_row(ld_output_row), ld_output_col(ld_output_col),
params(params), min(activation_min), max(activation_max)
{
}
};
Args params_struct(
n_tile_rows, n_tile_cols,
inptr, ld_input_row, ld_input_col,
outptr, ld_output_row, ld_output_col,
params, activation_min, activation_max
);
__asm__ __volatile__(
".inst 0xd503477f // SMSTART ZA\n"
"ptrue p3.b\n"
".inst 0x25207810 // ptrue pn8.b\n"
"mov x2, #0x0\n"
"mov x3, #0x0\n"
"1:" // Tile loop
"str x2, [%x[params_struct], %[offsetof_args_tile_i]]\n"
"mov x22, #0x3\n"
"str x3, [%x[params_struct], %[offsetof_args_tile_j]]\n"
"ldr x21, [%x[params_struct], %[offsetof_args_ld_input_row]]\n"
"mul x20, x2, x21\n" // offset = tile_i * ld_input_row
"ldr x4, [%x[params_struct], %[offsetof_args_ld_input_col]]\n"
"madd x20, x3, x4, x20\n" // offset += tile_j * ld_input_col
"mul x20, x20, x22\n" // offset *= kernel_stride * output_size
"ldr x5, [%x[params_struct], %[offsetof_args_inptr]]\n"
"add x5, x5, x20, LSL #2\n" // inptr[0] += offset * sizeof(float)
"add x6, x5, x21, LSL #2\n"
"add x7, x6, x21, LSL #2\n"
"add x8, x4, x4\n"
"ldr x17, [%x[params_struct], %[offsetof_args_params]]\n"
"add x16, x7, x21, LSL #2\n"
"add x15, x8, x4\n"
"add x14, x16, x21, LSL #2\n"
"add x13, x15, x4\n"
"cbnz x3, 2f\n"
"ldr x20, [%x[params_struct], %[offsetof_args_n_tile_cols]]\n"
"sub x21, x20, x3\n"
"sub x21, x21, #0x1\n"
"lsl x12, %x[n_channels], #0x2\n"
"mov x20, #0xc\n"
"and x21, x21, #0x3fffff\n"
"mul x20, x20, x4\n"
"orr x12, x12, x21, LSL #22\n"
"orr x12, x12, x20, LSL #38\n"
"add x27, x7, x8, LSL #2\n"
"add x26, x5, x13, LSL #2\n"
"add x25, x6, x8, LSL #2\n"
"add x24, x14, x13, LSL #2\n"
"add x23, x7, x4, LSL #2\n"
"add x22, x5, x4, LSL #2\n"
"add x21, x5, x15, LSL #2\n"
"add x20, x7, x15, LSL #2\n"
"add x11, x6, x13, LSL #2\n"
"add x10, x16, x8, LSL #2\n"
"add x9, x16, x13, LSL #2\n"
"add x28, x14, x4, LSL #2\n"
".inst 0xf8ac4b7a // rprfm pldonce, x12, [x27]\n"
"add x27, x6, x4, LSL #2\n"
".inst 0xf8ac48ba // rprfm pldonce, x12, [x5]\n"
".inst 0xf8ac4b5a // rprfm pldonce, x12, [x26]\n"
"add x26, x6, x15, LSL #2\n"
".inst 0xf8ac49da // rprfm pldonce, x12, [x14]\n"
".inst 0xf8ac4b3a // rprfm pldonce, x12, [x25]\n"
"add x25, x14, x15, LSL #2\n"
".inst 0xf8ac4b1a // rprfm pldonce, x12, [x24]\n"
"add x24, x16, x4, LSL #2\n"
".inst 0xf8ac4afa // rprfm pldonce, x12, [x23]\n"
"add x23, x5, x8, LSL #2\n"
".inst 0xf8ac4ada // rprfm pldonce, x12, [x22]\n"
"add x22, x16, x15, LSL #2\n"
".inst 0xf8ac4aba // rprfm pldonce, x12, [x21]\n"
"add x21, x7, x13, LSL #2\n"
".inst 0xf8ac4a9a // rprfm pldonce, x12, [x20]\n"
"add x20, x14, x8, LSL #2\n"
".inst 0xf8ac48da // rprfm pldonce, x12, [x6]\n"
".inst 0xf8ac497a // rprfm pldonce, x12, [x11]\n"
".inst 0xf8ac4a1a // rprfm pldonce, x12, [x16]\n"
".inst 0xf8ac495a // rprfm pldonce, x12, [x10]\n"
".inst 0xf8ac493a // rprfm pldonce, x12, [x9]\n"
".inst 0xf8ac4b9a // rprfm pldonce, x12, [x28]\n"
".inst 0xf8ac4b7a // rprfm pldonce, x12, [x27]\n"
".inst 0xf8ac4b5a // rprfm pldonce, x12, [x26]\n"
".inst 0xf8ac4b3a // rprfm pldonce, x12, [x25]\n"
".inst 0xf8ac4b1a // rprfm pldonce, x12, [x24]\n"
".inst 0xf8ac4afa // rprfm pldonce, x12, [x23]\n"
".inst 0xf8ac4ada // rprfm pldonce, x12, [x22]\n"
".inst 0xf8ac48fa // rprfm pldonce, x12, [x7]\n"
".inst 0xf8ac4aba // rprfm pldonce, x12, [x21]\n"
".inst 0xf8ac4a9a // rprfm pldonce, x12, [x20]\n"
"2:" // Tile loop: Prefetch input rows: End
"ldr x22, [%x[params_struct], %[offsetof_args_ld_output_row]]\n"
"mul x21, x2, x22\n" // offset = tile_i * ld_output_row
"mov x20, #0x3\n"
"ld1w { z24.s }, p3/Z, [x17]\n"
"ldr x27, [%x[params_struct], %[offsetof_args_ld_output_col]]\n"
"madd x21, x3, x27, x21\n" // offset += tile_j * ld_output_col
"mul x21, x21, x20\n" // offset *= output_tile_size
"ld1rw { z26.s }, p3/Z, [%x[params_struct], %[offsetof_args_min]]\n"
"ldr x26, [%x[params_struct], %[offsetof_args_outptr]]\n"
"addvl x17, x17, #1\n"
"add x26, x26, x21, LSL #2\n" // outptrs[0] += offset * sizeof(float)
".inst 0xa040c220 // ld1w { z0.s-z3.s }, pn8.b/Z, [x17]\n"
"cntw x25\n"
"addvl x17, x17, #4\n"
".inst 0xa040c224 // ld1w { z4.s-z7.s }, pn8.b/Z, [x17]\n"
"add x24, x26, x22, LSL #2\n"
"whilelt p2.s, XZR, %x[n_channels]\n"
"ld1rw { z14.s }, p3/Z, [%x[params_struct], %[offsetof_args_max]]\n"
"addvl x17, x17, #4\n"
"cmp x25, %x[n_channels]\n"
"ld1w { z8.s }, p3/Z, [x17]\n"
"add x23, x24, x22, LSL #2\n"
"add x22, x27, x27\n"
"ld1w { z9.s }, p2/Z, [x7, x8, LSL #2]\n"
"mov x21, #0x0\n"
"sub x20, XZR, x25\n"
"ld1w { z10.s }, p2/Z, [x5]\n"
"ld1w { z11.s }, p2/Z, [x5, x13, LSL #2]\n"
"addvl x17, x17, #1\n"
"ld1w { z12.s }, p2/Z, [x14]\n"
"ld1w { z13.s }, p2/Z, [x6, x8, LSL #2]\n"
"bge 4f\n"
"3:" // Tile loop: Channel loop
"movprfx z28, z24\n fmla z28.s, p3/M, z7.s, z9.s\n"
"movprfx z27, z24\n fmla z27.s, p3/M, z8.s, z9.s\n"
"whilelt p1.s, x25, %x[n_channels]\n"
"incw x21\n"
"movprfx z29, z24\n fmla z29.s, p3/M, z6.s, z9.s\n"
"fmla z28.s, p3/M, z4.s, z13.s\n"
"incw x25\n"
"mov p0.b, p2.b\n"
"movprfx z30, z24\n fmla z30.s, p3/M, z5.s, z9.s\n"
"movprfx z31, z24\n fmla z31.s, p3/M, z4.s, z9.s\n"
"incw x20\n"
"movprfx z20, z24\n fmla z20.s, p3/M, z3.s, z9.s\n"
"fmla z27.s, p3/M, z0.s, z10.s\n"
"ld1w { z10.s }, p2/Z, [x7, x15, LSL #2]\n"
"fmla z29.s, p3/M, z2.s, z11.s\n"
"ld1w { z19.s }, p2/Z, [x7, x4, LSL #2]\n"
"movprfx z21, z24\n fmla z21.s, p3/M, z2.s, z9.s\n"
"fmla z28.s, p3/M, z6.s, z19.s\n"
"movprfx z23, z24\n fmla z23.s, p3/M, z0.s, z9.s\n"
"fmla z27.s, p3/M, z5.s, z13.s\n"
"fmla z29.s, p3/M, z3.s, z13.s\n"
"fmla z30.s, p3/M, z2.s, z13.s\n"
"fmla z31.s, p3/M, z1.s, z13.s\n"
"fmla z20.s, p3/M, z0.s, z13.s\n"
"ld1w { z18.s }, p2/Z, [x5, x4, LSL #2]\n"
"fmla z21.s, p3/M, z6.s, z12.s\n"
"ld1w { z15.s }, p2/Z, [x14, x13, LSL #2]\n"
"movprfx z22, z24\n fmla z22.s, p3/M, z1.s, z9.s\n"
"fmla z28.s, p3/M, z0.s, z18.s\n"
"fmla z23.s, p3/M, z8.s, z15.s\n"
"fmla z27.s, p3/M, z7.s, z19.s\n"
"ld1w { z16.s }, p2/Z, [x5, x15, LSL #2]\n"
"fmla z22.s, p3/M, z0.s, z19.s\n"
"fmla z30.s, p3/M, z4.s, z19.s\n"
"ld1w { z24.s }, p3/Z, [x17]\n"
"addvl x17, x17, #1\n"
"fmla z31.s, p3/M, z3.s, z19.s\n"
"fmla z21.s, p3/M, z1.s, z19.s\n"
"ld1w { z17.s }, p2/Z, [x6]\n"
"fmla z28.s, p3/M, z2.s, z16.s\n"
"fmla z29.s, p3/M, z1.s, z16.s\n"
"ld1w { z16.s }, p2/Z, [x16]\n"
"fmla z20.s, p3/M, z4.s, z10.s\n"
"fmla z27.s, p3/M, z1.s, z18.s\n"
"ld1w { z9.s }, p2/Z, [x6, x13, LSL #2]\n"
"fmla z22.s, p3/M, z2.s, z10.s\n"
"fmla z23.s, p3/M, z1.s, z10.s\n"
"fmla z28.s, p3/M, z8.s, z10.s\n"
"fmla z29.s, p3/M, z7.s, z10.s\n"
"fmla z31.s, p3/M, z5.s, z10.s\n"
"fmla z30.s, p3/M, z0.s, z17.s\n"
"ld1w { z19.s }, p2/Z, [x16, x8, LSL #2]\n"
"fmla z20.s, p3/M, z2.s, z9.s\n"
"fmla z21.s, p3/M, z3.s, z16.s\n"
"fmla z22.s, p3/M, z4.s, z19.s\n"
"fmla z23.s, p3/M, z3.s, z19.s\n"
"fmla z27.s, p3/M, z3.s, z17.s\n"
"fmla z29.s, p3/M, z5.s, z9.s\n"
"ld1w { z17.s }, p2/Z, [x16, x13, LSL #2]\n"
"fmla z30.s, p3/M, z6.s, z16.s\n"
"fmla z31.s, p3/M, z7.s, z19.s\n"
"ld1w { z16.s }, p2/Z, [x14, x4, LSL #2]\n"
"fmla z20.s, p3/M, z6.s, z19.s\n"
"fmla z21.s, p3/M, z5.s, z19.s\n"
"ld1w { z18.s }, p2/Z, [x6, x4, LSL #2]\n"
"fmla z23.s, p3/M, z5.s, z17.s\n"
"fmla z22.s, p3/M, z6.s, z16.s\n"
"fmla z30.s, p3/M, z8.s, z19.s\n"
"fmla z20.s, p3/M, z8.s, z17.s\n"
"ld1w { z17.s }, p2/Z, [x6, x15, LSL #2]\n"
"addvl x6, x6, #1\n"
"fmla z21.s, p3/M, z7.s, z16.s\n"
"fmla z28.s, p3/M, z3.s, z18.s\n"
"ld1w { z16.s }, p2/Z, [x14, x15, LSL #2]\n"
"fmla z31.s, p3/M, z0.s, z18.s\n"
"fmla z27.s, p3/M, z4.s, z18.s\n"
"fmla z22.s, p3/M, z8.s, z16.s\n"
"fmla z23.s, p3/M, z7.s, z16.s\n"
"ld1w { z19.s }, p2/Z, [x16, x15, LSL #2]\n"
"fmla z30.s, p3/M, z1.s, z18.s\n"
"fmla z28.s, p3/M, z5.s, z17.s\n"
"ld1w { z11.s }, p2/Z, [x16, x4, LSL #2]\n"
"addvl x16, x16, #1\n"
"fmla z29.s, p3/M, z4.s, z17.s\n"
"fmla z31.s, p3/M, z2.s, z17.s\n"
"fmla z20.s, p3/M, z1.s, z17.s\n"
"ld1w { z16.s }, p2/Z, [x5, x8, LSL #2]\n"
"fmla z21.s, p3/M, z4.s, z11.s\n"
"addvl x5, x5, #1\n"
"fmla z22.s, p3/M, z3.s, z11.s\n"
"fmla z27.s, p3/M, z2.s, z16.s\n"
"ld1w { z10.s }, p1/Z, [x5]\n"
"fmla z23.s, p3/M, z4.s, z19.s\n"
"fmla z30.s, p3/M, z7.s, z11.s\n"
"fmla z31.s, p3/M, z6.s, z11.s\n"
"fmla z28.s, p3/M, z1.s, z16.s\n"
"ld1w { z18.s }, p2/Z, [x7]\n"
"fmla z29.s, p3/M, z0.s, z16.s\n"
"ld1w { z17.s }, p2/Z, [x7, x13, LSL #2]\n"
"fmla z20.s, p3/M, z7.s, z19.s\n"
"addvl x7, x7, #1\n"
"fmla z22.s, p3/M, z5.s, z19.s\n"
"fmla z27.s, p3/M, z6.s, z18.s\n"
"ld1w { z9.s }, p1/Z, [x7, x8, LSL #2]\n"
"fmla z21.s, p3/M, z0.s, z18.s\n"
"fmla z23.s, p3/M, z2.s, z17.s\n"
"fmla z31.s, p3/M, z8.s, z19.s\n"
"ld1w { z16.s }, p2/Z, [x14, x8, LSL #2]\n"
"fmla z30.s, p3/M, z3.s, z18.s\n"
"whilelt p2.s, x21, %x[n_channels]\n"
"fmla z29.s, p3/M, z8.s, z17.s\n"
"fmla z20.s, p3/M, z5.s, z17.s\n"
".inst 0xa040c220 // ld1w { z0.s-z3.s }, pn8.b/Z, [x17]\n"
"addvl x17, x17, #4\n"
"fmla z21.s, p3/M, z8.s, z16.s\n"
"fmla z22.s, p3/M, z7.s, z16.s\n"
"addvl x14, x14, #1\n"
"cmp x25, %x[n_channels]\n"
"fmla z23.s, p3/M, z6.s, z16.s\n"
"fmax z27.s, p3/M, z27.s, z26.s\n"
".inst 0xa040c224 // ld1w { z4.s-z7.s }, pn8.b/Z, [x17]\n"
"addvl x17, x17, #4\n"
"fmin z27.s, p3/M, z27.s, z14.s\n"
".inst 0xc1aecb5c // fclamp { z28.s-z31.s }, z26.s, z14.s\n"
"ld1w { z11.s }, p1/Z, [x5, x13, LSL #2]\n"
".inst 0xc1aecb54 // fclamp { z20.s-z23.s }, z26.s, z14.s\n"
"ld1w { z12.s }, p1/Z, [x14]\n"
"st1w { z27.s }, p0, [x26]\n"
"ld1w { z13.s }, p1/Z, [x6, x8, LSL #2]\n"
"st1w { z28.s }, p0, [x26, x27, LSL #2]\n"
"st1w { z29.s }, p0, [x26, x22, LSL #2]\n"
"addvl x26, x26, #1\n"
"ld1w { z8.s }, p3/Z, [x17]\n"
"addvl x17, x17, #1\n"
"st1w { z30.s }, p0, [x24]\n"
"st1w { z31.s }, p0, [x24, x27, LSL #2]\n"
"st1w { z20.s }, p0, [x24, x22, LSL #2]\n"
"addvl x24, x24, #1\n"
"st1w { z21.s }, p0, [x23]\n"
"st1w { z22.s }, p0, [x23, x27, LSL #2]\n"
"st1w { z23.s }, p0, [x23, x22, LSL #2]\n"
"addvl x23, x23, #1\n"
"blt 3b\n"
"4:" // Tile loop: Channel tail
"movprfx z28, z24\n fmla z28.s, p3/M, z7.s, z9.s\n"
"movprfx z25, z24\n fmla z25.s, p3/M, z8.s, z9.s\n"
"ldr x3, [%x[params_struct], %[offsetof_args_tile_j]]\n"
"add x3, x3, #0x1\n"
"movprfx z29, z24\n fmla z29.s, p3/M, z6.s, z9.s\n"
"fmla z28.s, p3/M, z4.s, z13.s\n"
"ldr x2, [%x[params_struct], %[offsetof_args_tile_i]]\n"
"add x21, x2, #0x1\n"
"movprfx z30, z24\n fmla z30.s, p3/M, z5.s, z9.s\n"
"movprfx z31, z24\n fmla z31.s, p3/M, z4.s, z9.s\n"
"ldr x20, [%x[params_struct], %[offsetof_args_n_tile_cols]]\n"
"cmp x3, x20\n"
"movprfx z20, z24\n fmla z20.s, p3/M, z3.s, z9.s\n"
"fmla z25.s, p3/M, z0.s, z10.s\n"
"ld1w { z27.s }, p2/Z, [x7, x15, LSL #2]\n"
"ldr x20, [%x[params_struct], %[offsetof_args_n_tile_rows]]\n"
"fmla z29.s, p3/M, z2.s, z11.s\n"
"ld1w { z17.s }, p2/Z, [x7, x4, LSL #2]\n"
"movprfx z21, z24\n fmla z21.s, p3/M, z2.s, z9.s\n"
"csel x2, x2, x21, LT\n"
"fmla z28.s, p3/M, z6.s, z17.s\n"
"movprfx z23, z24\n fmla z23.s, p3/M, z0.s, z9.s\n"
"mov p0.b, p2.b\n"
"csel x3, x3, XZR, LT\n"
"fmla z25.s, p3/M, z5.s, z13.s\n"
"fmla z29.s, p3/M, z3.s, z13.s\n"
"cmp x2, x20\n"
"fmla z30.s, p3/M, z2.s, z13.s\n"
"fmla z31.s, p3/M, z1.s, z13.s\n"
"fmla z20.s, p3/M, z0.s, z13.s\n"
"ld1w { z19.s }, p2/Z, [x5, x4, LSL #2]\n"
"fmla z21.s, p3/M, z6.s, z12.s\n"
"ld1w { z16.s }, p2/Z, [x14, x13, LSL #2]\n"
"movprfx z22, z24\n fmla z22.s, p3/M, z1.s, z9.s\n"
"fmla z28.s, p3/M, z0.s, z19.s\n"
"fmla z23.s, p3/M, z8.s, z16.s\n"
"fmla z25.s, p3/M, z7.s, z17.s\n"
"ld1w { z16.s }, p2/Z, [x5, x15, LSL #2]\n"
"fmla z22.s, p3/M, z0.s, z17.s\n"
"fmla z30.s, p3/M, z4.s, z17.s\n"
"fmla z31.s, p3/M, z3.s, z17.s\n"
"fmla z21.s, p3/M, z1.s, z17.s\n"
"ld1w { z18.s }, p2/Z, [x6]\n"
"fmla z28.s, p3/M, z2.s, z16.s\n"
"fmla z29.s, p3/M, z1.s, z16.s\n"
"ld1w { z17.s }, p2/Z, [x16]\n"
"fmla z20.s, p3/M, z4.s, z27.s\n"
"fmla z25.s, p3/M, z1.s, z19.s\n"
"ld1w { z16.s }, p2/Z, [x6, x13, LSL #2]\n"
"fmla z22.s, p3/M, z2.s, z27.s\n"
"fmla z23.s, p3/M, z1.s, z27.s\n"
"fmla z28.s, p3/M, z8.s, z27.s\n"
"fmla z29.s, p3/M, z7.s, z27.s\n"
"fmla z31.s, p3/M, z5.s, z27.s\n"
"fmla z30.s, p3/M, z0.s, z18.s\n"
"ld1w { z19.s }, p2/Z, [x16, x8, LSL #2]\n"
"fmla z20.s, p3/M, z2.s, z16.s\n"
"fmla z21.s, p3/M, z3.s, z17.s\n"
"fmla z22.s, p3/M, z4.s, z19.s\n"
"fmla z23.s, p3/M, z3.s, z19.s\n"
"fmla z25.s, p3/M, z3.s, z18.s\n"
"fmla z29.s, p3/M, z5.s, z16.s\n"
"ld1w { z18.s }, p2/Z, [x16, x13, LSL #2]\n"
"fmla z30.s, p3/M, z6.s, z17.s\n"
"fmla z31.s, p3/M, z7.s, z19.s\n"
"ld1w { z16.s }, p2/Z, [x14, x4, LSL #2]\n"
"fmla z20.s, p3/M, z6.s, z19.s\n"
"fmla z21.s, p3/M, z5.s, z19.s\n"
"ld1w { z17.s }, p2/Z, [x6, x4, LSL #2]\n"
"fmla z23.s, p3/M, z5.s, z18.s\n"
"fmla z22.s, p3/M, z6.s, z16.s\n"
"fmla z30.s, p3/M, z8.s, z19.s\n"
"fmla z20.s, p3/M, z8.s, z18.s\n"
"ld1w { z18.s }, p2/Z, [x6, x15, LSL #2]\n"
"fmla z21.s, p3/M, z7.s, z16.s\n"
"fmla z28.s, p3/M, z3.s, z17.s\n"
"ld1w { z16.s }, p2/Z, [x14, x15, LSL #2]\n"
"fmla z31.s, p3/M, z0.s, z17.s\n"
"fmla z25.s, p3/M, z4.s, z17.s\n"
"fmla z22.s, p3/M, z8.s, z16.s\n"
"fmla z23.s, p3/M, z7.s, z16.s\n"
"ld1w { z19.s }, p2/Z, [x16, x15, LSL #2]\n"
"fmla z30.s, p3/M, z1.s, z17.s\n"
"fmla z28.s, p3/M, z5.s, z18.s\n"
"ld1w { z17.s }, p2/Z, [x16, x4, LSL #2]\n"
"fmla z29.s, p3/M, z4.s, z18.s\n"
"fmla z31.s, p3/M, z2.s, z18.s\n"
"fmla z20.s, p3/M, z1.s, z18.s\n"
"ld1w { z16.s }, p2/Z, [x5, x8, LSL #2]\n"
"fmla z21.s, p3/M, z4.s, z17.s\n"
"fmla z22.s, p3/M, z3.s, z17.s\n"
"fmla z25.s, p3/M, z2.s, z16.s\n"
"fmla z23.s, p3/M, z4.s, z19.s\n"
"fmla z30.s, p3/M, z7.s, z17.s\n"
"fmla z31.s, p3/M, z6.s, z17.s\n"
"fmla z28.s, p3/M, z1.s, z16.s\n"
"ld1w { z18.s }, p2/Z, [x7]\n"
"fmla z29.s, p3/M, z0.s, z16.s\n"
"ld1w { z17.s }, p2/Z, [x7, x13, LSL #2]\n"
"fmla z20.s, p3/M, z7.s, z19.s\n"
"fmla z22.s, p3/M, z5.s, z19.s\n"
"fmla z25.s, p3/M, z6.s, z18.s\n"
"fmla z21.s, p3/M, z0.s, z18.s\n"
"fmla z23.s, p3/M, z2.s, z17.s\n"
"fmla z31.s, p3/M, z8.s, z19.s\n"
"ld1w { z16.s }, p2/Z, [x14, x8, LSL #2]\n"
"fmla z30.s, p3/M, z3.s, z18.s\n"
"fmla z29.s, p3/M, z8.s, z17.s\n"
"fmla z20.s, p3/M, z5.s, z17.s\n"
"fmla z21.s, p3/M, z8.s, z16.s\n"
"fmla z22.s, p3/M, z7.s, z16.s\n"
"fmla z23.s, p3/M, z6.s, z16.s\n"
"fmax z25.s, p3/M, z25.s, z26.s\n"
"fmin z25.s, p3/M, z25.s, z14.s\n"
".inst 0xc1aecb5c // fclamp { z28.s-z31.s }, z26.s, z14.s\n"
"st1w { z25.s }, p0, [x26]\n"
".inst 0xc1aecb54 // fclamp { z20.s-z23.s }, z26.s, z14.s\n"
"st1w { z28.s }, p0, [x26, x27, LSL #2]\n"
"st1w { z29.s }, p0, [x26, x22, LSL #2]\n"
"st1w { z30.s }, p0, [x24]\n"
"st1w { z31.s }, p0, [x24, x27, LSL #2]\n"
"st1w { z20.s }, p0, [x24, x22, LSL #2]\n"
"st1w { z21.s }, p0, [x23]\n"
"st1w { z22.s }, p0, [x23, x27, LSL #2]\n"
"st1w { z23.s }, p0, [x23, x22, LSL #2]\n"
"blt 1b\n"
".inst 0xd503467f // SMSTOP\n"
:
: [n_channels] "r" ((unsigned long) n_channels), [offsetof_args_inptr] "I" (offsetof(Args, inptr)), [offsetof_args_ld_input_col] "I" (offsetof(Args, ld_input_col)), [offsetof_args_ld_input_row] "I" (offsetof(Args, ld_input_row)), [offsetof_args_ld_output_col] "I" (offsetof(Args, ld_output_col)), [offsetof_args_ld_output_row] "I" (offsetof(Args, ld_output_row)), [offsetof_args_max] "I" (offsetof(Args, max)), [offsetof_args_min] "I" (offsetof(Args, min)), [offsetof_args_n_tile_cols] "I" (offsetof(Args, n_tile_cols)), [offsetof_args_n_tile_rows] "I" (offsetof(Args, n_tile_rows)), [offsetof_args_outptr] "I" (offsetof(Args, outptr)), [offsetof_args_params] "I" (offsetof(Args, params)), [offsetof_args_tile_i] "I" (offsetof(Args, tile_i)), [offsetof_args_tile_j] "I" (offsetof(Args, tile_j)), [params_struct] "r" (¶ms_struct)
: "cc", "memory", "p0", "p1", "p2", "p3", "p4", "p5", "p6", "p7", "p8", "p9", "p10", "p11", "p12", "p13", "p14", "p15", "x2", "x3", "x4", "x5", "x6", "x7", "x8", "x9", "x10", "x11", "x12", "x13", "x14", "x15", "x16", "x17", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "x28", "z0", "z1", "z2", "z3", "z4", "z5", "z6", "z7", "z8", "z9", "z10", "z11", "z12", "z13", "z14", "z15", "z16", "z17", "z18", "z19", "z20", "z21", "z22", "z23", "z24", "z25", "z26", "z27", "z28", "z29", "z30", "z31"
);
}
} // namespace depthwise
} // namespace arm_conv
#endif // defined(ARM_COMPUTE_ENABLE_SME2)
|
