aboutsummaryrefslogtreecommitdiff
path: root/src/core/NEON/kernels/arm_conv/depthwise/kernels/a64_fp16_nhwc_generic_output9_mla_depthfirst/generic.cpp
blob: 8ac79f82fa7ae7d56d0f94a1a904a6d9d2679007 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
/*
 * Copyright (c) 2021 Arm Limited.
 *
 * SPDX-License-Identifier: MIT
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to
 * deal in the Software without restriction, including without limitation the
 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 * sell copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#include <cstddef>
#include <cstdint>

#if defined(__ARM_FP16_ARGS) && defined(__ARM_FEATURE_FP16_VECTOR_ARITHMETIC)

namespace arm_conv {
namespace depthwise {

void a64_fp16_nhwc_generic_output9_mla_depthfirst_impl(
  const __fp16 *const *const inptrs,
  __fp16 *const *const outptrs,
  const void *params,
  const void *bias,
  const unsigned int n_points,
  const unsigned int n_channels,
  const __fp16 activation_min,
  const __fp16 activation_max
)
{
  const __fp16 minmax_vals[2] = { activation_min, activation_max };

  __asm__ __volatile__(
    "ld1r { v4.8h }, [%x[minmax_vals]]\n"
    "add x19, %x[minmax_vals], #0x2\n"
    "mov x11, #0x0\n"
    "ld1r { v3.8h }, [x19]\n"
    "lsr x10, %x[n_channels], #0x3\n"
    "cbz x10, 5f\n"
    "1:"  // Channel loop
    "movi v25.16b, #0x0\n"
    "cbz %x[bias], 2f\n"
    "ldr q25, [%x[bias], x11]\n"
    "2:"  // Channel loop: Load bias: Done
    "mov v24.16b, v25.16b\n"
    "ldr q23, [%x[params], #0x0]\n"
    "mov x20, %x[inptrs]\n"
    "mov v22.16b, v25.16b\n"
    "ldp x9, x28, [x20], #0x10\n"
    "subs x19, %x[n_points], #0x1\n"
    "mov v21.16b, v25.16b\n"
    "ldr q2, [x9, x11]\n"
    "mov v20.16b, v25.16b\n"
    "add %x[params], %x[params], #0x10\n"
    "mov v19.16b, v25.16b\n"
    "ldr q1, [x28, x11]\n"
    "mov v18.16b, v25.16b\n"
    "ldp x27, x26, [x20], #0x10\n"
    "mov v17.16b, v25.16b\n"
    "ldr q0, [x27, x11]\n"
    "mov v16.16b, v25.16b\n"
    "ldr q31, [x26, x11]\n"
    "ldp x25, x24, [x20], #0x10\n"
    "ldr q30, [x25, x11]\n"
    "ldr q29, [x24, x11]\n"
    "ldp x23, x22, [x20], #0x10\n"
    "ldr q28, [x23, x11]\n"
    "ldr q27, [x22, x11]\n"
    "ldr x21, [x20], #0x8\n"
    "ldr q26, [x21, x11]\n"
    "ble 4f\n"
    "3:"  // Channel loop: Planar loop
    "fmla v25.8h, v2.8h, v23.8h\n"
    "ldp x9, x28, [x20], #0x10\n"
    "subs x19, x19, #0x1\n"
    "fmla v24.8h, v1.8h, v23.8h\n"
    "ldr q2, [x9, x11]\n"
    "fmla v22.8h, v0.8h, v23.8h\n"
    "fmla v21.8h, v31.8h, v23.8h\n"
    "ldr q1, [x28, x11]\n"
    "fmla v20.8h, v30.8h, v23.8h\n"
    "ldp x27, x26, [x20], #0x10\n"
    "fmla v19.8h, v29.8h, v23.8h\n"
    "fmla v18.8h, v28.8h, v23.8h\n"
    "ldr q0, [x27, x11]\n"
    "fmla v17.8h, v27.8h, v23.8h\n"
    "fmla v16.8h, v26.8h, v23.8h\n"
    "ldr q23, [%x[params], #0x0]\n"
    "add %x[params], %x[params], #0x10\n"
    "ldr q31, [x26, x11]\n"
    "ldp x25, x24, [x20], #0x10\n"
    "ldr q30, [x25, x11]\n"
    "ldr q29, [x24, x11]\n"
    "ldp x23, x22, [x20], #0x10\n"
    "ldr q28, [x23, x11]\n"
    "ldr q27, [x22, x11]\n"
    "ldr x21, [x20], #0x8\n"
    "ldr q26, [x21, x11]\n"
    "bgt 3b\n"
    "4:"  // Channel loop: Planar tail
    "fmla v25.8h, v2.8h, v23.8h\n"
    "ldp x27, x26, [%x[outptrs], #0x0]\n"
    "fmla v24.8h, v1.8h, v23.8h\n"
    "ldp x25, x24, [%x[outptrs], #0x10]\n"
    "fmla v22.8h, v0.8h, v23.8h\n"
    "ldp x23, x22, [%x[outptrs], #0x20]\n"
    "fmla v21.8h, v31.8h, v23.8h\n"
    "ldp x21, x20, [%x[outptrs], #0x30]\n"
    "fmla v20.8h, v30.8h, v23.8h\n"
    "ldr x19, [%x[outptrs], #0x40]\n"
    "fmla v19.8h, v29.8h, v23.8h\n"
    "fmla v18.8h, v28.8h, v23.8h\n"
    "fmla v17.8h, v27.8h, v23.8h\n"
    "fmla v16.8h, v26.8h, v23.8h\n"
    "fmax v25.8h, v25.8h, v4.8h\n"
    "fmax v24.8h, v24.8h, v4.8h\n"
    "fmax v22.8h, v22.8h, v4.8h\n"
    "fmin v25.8h, v25.8h, v3.8h\n"
    "str q25, [x27, x11]\n"
    "fmin v24.8h, v24.8h, v3.8h\n"
    "fmin v22.8h, v22.8h, v3.8h\n"
    "str q24, [x26, x11]\n"
    "fmax v21.8h, v21.8h, v4.8h\n"
    "fmax v20.8h, v20.8h, v4.8h\n"
    "str q22, [x25, x11]\n"
    "fmax v19.8h, v19.8h, v4.8h\n"
    "fmax v18.8h, v18.8h, v4.8h\n"
    "fmin v21.8h, v21.8h, v3.8h\n"
    "str q21, [x24, x11]\n"
    "fmin v20.8h, v20.8h, v3.8h\n"
    "fmin v19.8h, v19.8h, v3.8h\n"
    "str q20, [x23, x11]\n"
    "fmin v18.8h, v18.8h, v3.8h\n"
    "fmax v17.8h, v17.8h, v4.8h\n"
    "str q19, [x22, x11]\n"
    "fmax v16.8h, v16.8h, v4.8h\n"
    "str q18, [x21, x11]\n"
    "fmin v17.8h, v17.8h, v3.8h\n"
    "fmin v16.8h, v16.8h, v3.8h\n"
    "str q17, [x20, x11]\n"
    "str q16, [x19, x11]\n"
    "add x11, x11, #0x10\n"
    "cmp x11, x10, LSL #4\n"
    "blt 1b\n"
    "5:"  // Oddments
    "tst %x[n_channels], #0x7\n"
    "beq 25f\n"
    "movi v25.16b, #0x0\n"
    "cbz %x[bias], 10f\n"
    "add x19, %x[bias], x11\n"
    "tbz %x[n_channels], #2, 7f\n"
    "ld1 { v25.d }[0], [x19], #0x8\n"
    "tbz %x[n_channels], #1, 6f\n"
    "ld1 { v25.s }[2], [x19], #0x4\n"
    "tbz %x[n_channels], #0, 9f\n"
    "ld1 { v25.h }[6], [x19], #0x2\n"
    "b 9f\n"
    "6:"  // Oddments: Load bias: Bit 2: Bit 1: Unset
    "tbz %x[n_channels], #0, 9f\n"
    "ld1 { v25.h }[4], [x19], #0x2\n"
    "b 9f\n"
    "7:"  // Oddments: Load bias: Bit 2: Unset
    "tbz %x[n_channels], #1, 8f\n"
    "ld1 { v25.s }[0], [x19], #0x4\n"
    "tbz %x[n_channels], #0, 9f\n"
    "ld1 { v25.h }[2], [x19], #0x2\n"
    "b 9f\n"
    "8:"  // Oddments: Load bias: Bit 2: Unset: Bit 1: Unset
    "tbz %x[n_channels], #0, 9f\n"
    "ld1 { v25.h }[0], [x19], #0x2\n"
    "9:"  // Oddments: Load bias: Bit 2: End

    "10:"  // Oddments: Load bias: Done
    "mov v24.16b, v25.16b\n"
    "ldr q23, [%x[params], #0x0]\n"
    "mov x20, %x[inptrs]\n"
    "mov v22.16b, v25.16b\n"
    "ldp x9, x28, [x20], #0x10\n"
    "add %x[params], %x[params], #0x10\n"
    "mov v21.16b, v25.16b\n"
    "ldp x27, x26, [x20], #0x10\n"
    "mov v20.16b, v25.16b\n"
    "add x9, x9, x11\n"
    "mov v19.16b, v25.16b\n"
    "ldp x25, x24, [x20], #0x10\n"
    "mov v18.16b, v25.16b\n"
    "add x28, x28, x11\n"
    "mov v17.16b, v25.16b\n"
    "ldp x23, x22, [x20], #0x10\n"
    "mov v16.16b, v25.16b\n"
    "add x27, x27, x11\n"
    "ldr x21, [x20], #0x8\n"
    "add x26, x26, x11\n"
    "add x25, x25, x11\n"
    "add x24, x24, x11\n"
    "add x23, x23, x11\n"
    "add x22, x22, x11\n"
    "add x21, x21, x11\n"
    "tbz %x[n_channels], #2, 12f\n"
    "ldr d2, [x9], #0x8\n"
    "ldr d1, [x28], #0x8\n"
    "ldr d0, [x27], #0x8\n"
    "ldr d31, [x26], #0x8\n"
    "ldr d30, [x25], #0x8\n"
    "ldr d29, [x24], #0x8\n"
    "ldr d28, [x23], #0x8\n"
    "ldr d27, [x22], #0x8\n"
    "ldr d26, [x21], #0x8\n"
    "tbz %x[n_channels], #1, 11f\n"
    "ld1 { v2.s }[2], [x9], #0x4\n"
    "ld1 { v1.s }[2], [x28], #0x4\n"
    "ld1 { v0.s }[2], [x27], #0x4\n"
    "ld1 { v31.s }[2], [x26], #0x4\n"
    "ld1 { v30.s }[2], [x25], #0x4\n"
    "ld1 { v29.s }[2], [x24], #0x4\n"
    "ld1 { v28.s }[2], [x23], #0x4\n"
    "ld1 { v27.s }[2], [x22], #0x4\n"
    "ld1 { v26.s }[2], [x21], #0x4\n"
    "tbz %x[n_channels], #0, 14f\n"
    "ld1 { v2.h }[6], [x9], #0x2\n"
    "ld1 { v1.h }[6], [x28], #0x2\n"
    "ld1 { v0.h }[6], [x27], #0x2\n"
    "ld1 { v31.h }[6], [x26], #0x2\n"
    "ld1 { v30.h }[6], [x25], #0x2\n"
    "ld1 { v29.h }[6], [x24], #0x2\n"
    "ld1 { v28.h }[6], [x23], #0x2\n"
    "ld1 { v27.h }[6], [x22], #0x2\n"
    "ld1 { v26.h }[6], [x21], #0x2\n"
    "b 14f\n"
    "11:"  // Oddments: Load: Bit 2: Bit 1: Unset
    "tbz %x[n_channels], #0, 14f\n"
    "ld1 { v2.h }[4], [x9], #0x2\n"
    "ld1 { v1.h }[4], [x28], #0x2\n"
    "ld1 { v0.h }[4], [x27], #0x2\n"
    "ld1 { v31.h }[4], [x26], #0x2\n"
    "ld1 { v30.h }[4], [x25], #0x2\n"
    "ld1 { v29.h }[4], [x24], #0x2\n"
    "ld1 { v28.h }[4], [x23], #0x2\n"
    "ld1 { v27.h }[4], [x22], #0x2\n"
    "ld1 { v26.h }[4], [x21], #0x2\n"
    "b 14f\n"
    "12:"  // Oddments: Load: Bit 2: Unset
    "tbz %x[n_channels], #1, 13f\n"
    "ldr s2, [x9], #0x4\n"
    "ldr s1, [x28], #0x4\n"
    "ldr s0, [x27], #0x4\n"
    "ldr s31, [x26], #0x4\n"
    "ldr s30, [x25], #0x4\n"
    "ldr s29, [x24], #0x4\n"
    "ldr s28, [x23], #0x4\n"
    "ldr s27, [x22], #0x4\n"
    "ldr s26, [x21], #0x4\n"
    "tbz %x[n_channels], #0, 14f\n"
    "ld1 { v2.h }[2], [x9], #0x2\n"
    "ld1 { v1.h }[2], [x28], #0x2\n"
    "ld1 { v0.h }[2], [x27], #0x2\n"
    "ld1 { v31.h }[2], [x26], #0x2\n"
    "ld1 { v30.h }[2], [x25], #0x2\n"
    "ld1 { v29.h }[2], [x24], #0x2\n"
    "ld1 { v28.h }[2], [x23], #0x2\n"
    "ld1 { v27.h }[2], [x22], #0x2\n"
    "ld1 { v26.h }[2], [x21], #0x2\n"
    "b 14f\n"
    "13:"  // Oddments: Load: Bit 2: Unset: Bit 1: Unset
    "tbz %x[n_channels], #0, 14f\n"
    "ldr h2, [x9], #0x2\n"
    "ldr h1, [x28], #0x2\n"
    "ldr h0, [x27], #0x2\n"
    "ldr h31, [x26], #0x2\n"
    "ldr h30, [x25], #0x2\n"
    "ldr h29, [x24], #0x2\n"
    "ldr h28, [x23], #0x2\n"
    "ldr h27, [x22], #0x2\n"
    "ldr h26, [x21], #0x2\n"
    "14:"  // Oddments: Load: Bit 2: End
    "subs x19, %x[n_points], #0x1\n"
    "ble 20f\n"
    "15:"  // Oddments: Planar loop
    "fmla v25.8h, v2.8h, v23.8h\n"
    "ldp x9, x28, [x20], #0x10\n"
    "add x9, x9, x11\n"
    "fmla v24.8h, v1.8h, v23.8h\n"
    "ldp x27, x26, [x20], #0x10\n"
    "fmla v22.8h, v0.8h, v23.8h\n"
    "ldp x25, x24, [x20], #0x10\n"
    "fmla v21.8h, v31.8h, v23.8h\n"
    "add x28, x28, x11\n"
    "fmla v20.8h, v30.8h, v23.8h\n"
    "ldp x23, x22, [x20], #0x10\n"
    "fmla v19.8h, v29.8h, v23.8h\n"
    "add x27, x27, x11\n"
    "fmla v18.8h, v28.8h, v23.8h\n"
    "ldr x21, [x20], #0x8\n"
    "fmla v17.8h, v27.8h, v23.8h\n"
    "add x26, x26, x11\n"
    "fmla v16.8h, v26.8h, v23.8h\n"
    "ldr q23, [%x[params], #0x0]\n"
    "add x25, x25, x11\n"
    "add x24, x24, x11\n"
    "add x23, x23, x11\n"
    "add x22, x22, x11\n"
    "add x21, x21, x11\n"
    "add %x[params], %x[params], #0x10\n"
    "tbz %x[n_channels], #2, 17f\n"
    "ldr d2, [x9], #0x8\n"
    "ldr d1, [x28], #0x8\n"
    "ldr d0, [x27], #0x8\n"
    "ldr d31, [x26], #0x8\n"
    "ldr d30, [x25], #0x8\n"
    "ldr d29, [x24], #0x8\n"
    "ldr d28, [x23], #0x8\n"
    "ldr d27, [x22], #0x8\n"
    "ldr d26, [x21], #0x8\n"
    "tbz %x[n_channels], #1, 16f\n"
    "ld1 { v2.s }[2], [x9], #0x4\n"
    "ld1 { v1.s }[2], [x28], #0x4\n"
    "ld1 { v0.s }[2], [x27], #0x4\n"
    "ld1 { v31.s }[2], [x26], #0x4\n"
    "ld1 { v30.s }[2], [x25], #0x4\n"
    "ld1 { v29.s }[2], [x24], #0x4\n"
    "ld1 { v28.s }[2], [x23], #0x4\n"
    "ld1 { v27.s }[2], [x22], #0x4\n"
    "ld1 { v26.s }[2], [x21], #0x4\n"
    "tbz %x[n_channels], #0, 19f\n"
    "ld1 { v2.h }[6], [x9], #0x2\n"
    "ld1 { v1.h }[6], [x28], #0x2\n"
    "ld1 { v0.h }[6], [x27], #0x2\n"
    "ld1 { v31.h }[6], [x26], #0x2\n"
    "ld1 { v30.h }[6], [x25], #0x2\n"
    "ld1 { v29.h }[6], [x24], #0x2\n"
    "ld1 { v28.h }[6], [x23], #0x2\n"
    "ld1 { v27.h }[6], [x22], #0x2\n"
    "ld1 { v26.h }[6], [x21], #0x2\n"
    "b 19f\n"
    "16:"  // Oddments: Planar loop: Load: Bit 2: Bit 1: Unset
    "tbz %x[n_channels], #0, 19f\n"
    "ld1 { v2.h }[4], [x9], #0x2\n"
    "ld1 { v1.h }[4], [x28], #0x2\n"
    "ld1 { v0.h }[4], [x27], #0x2\n"
    "ld1 { v31.h }[4], [x26], #0x2\n"
    "ld1 { v30.h }[4], [x25], #0x2\n"
    "ld1 { v29.h }[4], [x24], #0x2\n"
    "ld1 { v28.h }[4], [x23], #0x2\n"
    "ld1 { v27.h }[4], [x22], #0x2\n"
    "ld1 { v26.h }[4], [x21], #0x2\n"
    "b 19f\n"
    "17:"  // Oddments: Planar loop: Load: Bit 2: Unset
    "tbz %x[n_channels], #1, 18f\n"
    "ldr s2, [x9], #0x4\n"
    "ldr s1, [x28], #0x4\n"
    "ldr s0, [x27], #0x4\n"
    "ldr s31, [x26], #0x4\n"
    "ldr s30, [x25], #0x4\n"
    "ldr s29, [x24], #0x4\n"
    "ldr s28, [x23], #0x4\n"
    "ldr s27, [x22], #0x4\n"
    "ldr s26, [x21], #0x4\n"
    "tbz %x[n_channels], #0, 19f\n"
    "ld1 { v2.h }[2], [x9], #0x2\n"
    "ld1 { v1.h }[2], [x28], #0x2\n"
    "ld1 { v0.h }[2], [x27], #0x2\n"
    "ld1 { v31.h }[2], [x26], #0x2\n"
    "ld1 { v30.h }[2], [x25], #0x2\n"
    "ld1 { v29.h }[2], [x24], #0x2\n"
    "ld1 { v28.h }[2], [x23], #0x2\n"
    "ld1 { v27.h }[2], [x22], #0x2\n"
    "ld1 { v26.h }[2], [x21], #0x2\n"
    "b 19f\n"
    "18:"  // Oddments: Planar loop: Load: Bit 2: Unset: Bit 1: Unset
    "tbz %x[n_channels], #0, 19f\n"
    "ldr h2, [x9], #0x2\n"
    "ldr h1, [x28], #0x2\n"
    "ldr h0, [x27], #0x2\n"
    "ldr h31, [x26], #0x2\n"
    "ldr h30, [x25], #0x2\n"
    "ldr h29, [x24], #0x2\n"
    "ldr h28, [x23], #0x2\n"
    "ldr h27, [x22], #0x2\n"
    "ldr h26, [x21], #0x2\n"
    "19:"  // Oddments: Planar loop: Load: Bit 2: End
    "subs x19, x19, #0x1\n"
    "bgt 15b\n"
    "20:"  // Oddments: Planar tail
    "fmla v25.8h, v2.8h, v23.8h\n"
    "ldp x27, x26, [%x[outptrs], #0x0]\n"
    "add x27, x27, x11\n"
    "fmla v24.8h, v1.8h, v23.8h\n"
    "ldp x25, x24, [%x[outptrs], #0x10]\n"
    "fmla v22.8h, v0.8h, v23.8h\n"
    "ldp x23, x22, [%x[outptrs], #0x20]\n"
    "add x26, x26, x11\n"
    "fmla v21.8h, v31.8h, v23.8h\n"
    "ldp x21, x20, [%x[outptrs], #0x30]\n"
    "fmla v20.8h, v30.8h, v23.8h\n"
    "ldr x19, [%x[outptrs], #0x40]\n"
    "add x25, x25, x11\n"
    "fmla v19.8h, v29.8h, v23.8h\n"
    "add x24, x24, x11\n"
    "fmla v18.8h, v28.8h, v23.8h\n"
    "add x23, x23, x11\n"
    "fmla v17.8h, v27.8h, v23.8h\n"
    "add x22, x22, x11\n"
    "fmla v16.8h, v26.8h, v23.8h\n"
    "add x21, x21, x11\n"
    "fmax v25.8h, v25.8h, v4.8h\n"
    "add x20, x20, x11\n"
    "fmax v24.8h, v24.8h, v4.8h\n"
    "add x19, x19, x11\n"
    "fmax v22.8h, v22.8h, v4.8h\n"
    "fmin v25.8h, v25.8h, v3.8h\n"
    "fmin v24.8h, v24.8h, v3.8h\n"
    "fmin v22.8h, v22.8h, v3.8h\n"
    "fmax v21.8h, v21.8h, v4.8h\n"
    "fmax v20.8h, v20.8h, v4.8h\n"
    "fmax v19.8h, v19.8h, v4.8h\n"
    "fmin v21.8h, v21.8h, v3.8h\n"
    "fmin v20.8h, v20.8h, v3.8h\n"
    "fmin v19.8h, v19.8h, v3.8h\n"
    "fmax v18.8h, v18.8h, v4.8h\n"
    "fmax v17.8h, v17.8h, v4.8h\n"
    "fmax v16.8h, v16.8h, v4.8h\n"
    "fmin v18.8h, v18.8h, v3.8h\n"
    "fmin v17.8h, v17.8h, v3.8h\n"
    "fmin v16.8h, v16.8h, v3.8h\n"
    "tbz %x[n_channels], #2, 22f\n"
    "st1 { v25.d }[0], [x27], #0x8\n"
    "st1 { v24.d }[0], [x26], #0x8\n"
    "st1 { v22.d }[0], [x25], #0x8\n"
    "st1 { v21.d }[0], [x24], #0x8\n"
    "st1 { v20.d }[0], [x23], #0x8\n"
    "st1 { v19.d }[0], [x22], #0x8\n"
    "st1 { v18.d }[0], [x21], #0x8\n"
    "st1 { v17.d }[0], [x20], #0x8\n"
    "st1 { v16.d }[0], [x19], #0x8\n"
    "tbz %x[n_channels], #1, 21f\n"
    "st1 { v25.s }[2], [x27], #0x4\n"
    "st1 { v24.s }[2], [x26], #0x4\n"
    "st1 { v22.s }[2], [x25], #0x4\n"
    "st1 { v21.s }[2], [x24], #0x4\n"
    "st1 { v20.s }[2], [x23], #0x4\n"
    "st1 { v19.s }[2], [x22], #0x4\n"
    "st1 { v18.s }[2], [x21], #0x4\n"
    "st1 { v17.s }[2], [x20], #0x4\n"
    "st1 { v16.s }[2], [x19], #0x4\n"
    "tbz %x[n_channels], #0, 24f\n"
    "st1 { v25.h }[6], [x27], #0x2\n"
    "st1 { v24.h }[6], [x26], #0x2\n"
    "st1 { v22.h }[6], [x25], #0x2\n"
    "st1 { v21.h }[6], [x24], #0x2\n"
    "st1 { v20.h }[6], [x23], #0x2\n"
    "st1 { v19.h }[6], [x22], #0x2\n"
    "st1 { v18.h }[6], [x21], #0x2\n"
    "st1 { v17.h }[6], [x20], #0x2\n"
    "st1 { v16.h }[6], [x19], #0x2\n"
    "b 24f\n"
    "21:"  // Oddments: Store: Bit 2: Bit 1: Unset
    "tbz %x[n_channels], #0, 24f\n"
    "st1 { v25.h }[4], [x27], #0x2\n"
    "st1 { v24.h }[4], [x26], #0x2\n"
    "st1 { v22.h }[4], [x25], #0x2\n"
    "st1 { v21.h }[4], [x24], #0x2\n"
    "st1 { v20.h }[4], [x23], #0x2\n"
    "st1 { v19.h }[4], [x22], #0x2\n"
    "st1 { v18.h }[4], [x21], #0x2\n"
    "st1 { v17.h }[4], [x20], #0x2\n"
    "st1 { v16.h }[4], [x19], #0x2\n"
    "b 24f\n"
    "22:"  // Oddments: Store: Bit 2: Unset
    "tbz %x[n_channels], #1, 23f\n"
    "st1 { v25.s }[0], [x27], #0x4\n"
    "st1 { v24.s }[0], [x26], #0x4\n"
    "st1 { v22.s }[0], [x25], #0x4\n"
    "st1 { v21.s }[0], [x24], #0x4\n"
    "st1 { v20.s }[0], [x23], #0x4\n"
    "st1 { v19.s }[0], [x22], #0x4\n"
    "st1 { v18.s }[0], [x21], #0x4\n"
    "st1 { v17.s }[0], [x20], #0x4\n"
    "st1 { v16.s }[0], [x19], #0x4\n"
    "tbz %x[n_channels], #0, 24f\n"
    "st1 { v25.h }[2], [x27], #0x2\n"
    "st1 { v24.h }[2], [x26], #0x2\n"
    "st1 { v22.h }[2], [x25], #0x2\n"
    "st1 { v21.h }[2], [x24], #0x2\n"
    "st1 { v20.h }[2], [x23], #0x2\n"
    "st1 { v19.h }[2], [x22], #0x2\n"
    "st1 { v18.h }[2], [x21], #0x2\n"
    "st1 { v17.h }[2], [x20], #0x2\n"
    "st1 { v16.h }[2], [x19], #0x2\n"
    "b 24f\n"
    "23:"  // Oddments: Store: Bit 2: Unset: Bit 1: Unset
    "tbz %x[n_channels], #0, 24f\n"
    "st1 { v25.h }[0], [x27], #0x2\n"
    "st1 { v24.h }[0], [x26], #0x2\n"
    "st1 { v22.h }[0], [x25], #0x2\n"
    "st1 { v21.h }[0], [x24], #0x2\n"
    "st1 { v20.h }[0], [x23], #0x2\n"
    "st1 { v19.h }[0], [x22], #0x2\n"
    "st1 { v18.h }[0], [x21], #0x2\n"
    "st1 { v17.h }[0], [x20], #0x2\n"
    "st1 { v16.h }[0], [x19], #0x2\n"
    "24:"  // Oddments: Store: Bit 2: End

    "25:"  // End

    : [params] "+&r" (params)
    : [bias] "r" (bias), [inptrs] "r" (inptrs), [minmax_vals] "r" (minmax_vals), [n_channels] "r" ((uint64_t) n_channels), [n_points] "r" ((uint64_t) n_points), [outptrs] "r" (outptrs)
    : "cc", "memory", "v0", "v1", "v2", "v3", "v4", "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31", "x9", "x10", "x11", "x19", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "x28"
  );
}

}  // namespace depthwise
}  // namespace arm_conv

#endif  // defined(__ARM_FP16_ARGS) && defined(__ARM_FEATURE_FP16_VECTOR_ARITHMETIC)