aboutsummaryrefslogtreecommitdiff
path: root/src/core/NEON/kernels/arm_conv/depthwise/interleaves/sve_s8q_3x3_dot.cpp
blob: 5d7b54f235a6ede951e9a454798fb88686c0126d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
/*
 * Copyright (c) 2021, 2023 Arm Limited.
 *
 * SPDX-License-Identifier: MIT
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to
 * deal in the Software without restriction, including without limitation the
 * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
 * sell copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

#if defined(ARM_COMPUTE_ENABLE_SVE)

#include "arm_gemm.hpp"
#include "utils.hpp"
#include "depthwise.hpp"
#include <cstdint>

namespace arm_conv {
namespace depthwise {

struct interleave_sve_s8q_3x3_dot
{
  static size_t get_packed_size(const DepthwiseArgs &);
  static void pack_parameters(unsigned int n_channels, void *outptr, const int32_t *bias, const int8_t *weights, const arm_gemm::Requantize32 &qp, size_t ld_weight_col, size_t ld_weight_row);
};

size_t interleave_sve_s8q_3x3_dot::get_packed_size(const DepthwiseArgs &args)
{
  // We store 7 vectors for every <vector_of_ints> of channels.
  const unsigned int n = arm_gemm::roundup(
    arm_gemm::iceildiv((long unsigned int) args.input_channels * args.channel_multiplier,
                       get_vector_length<int32_t>(arm_gemm::VLType::SVE)), 4lu
  );
  return n * 7 * get_vector_length<int8_t>(arm_gemm::VLType::SVE);
}

void interleave_sve_s8q_3x3_dot::pack_parameters(unsigned int n_channels, void *outptr, const int32_t *bias, const int8_t *weights, const arm_gemm::Requantize32 &qp, size_t ld_weight_col, size_t ld_weight_row)
{
  __asm__ __volatile__(
    "cmp %x[ld_weight_col], XZR\n"
    "csel %x[ld_weight_col], %x[ld_weight_col], %x[n_channels], NE\n"
    "mov z16.s, #0x9\n"
    "mov z28.b, #0x0\n"
    "mov x20, #0x3\n"
    "ptrue p2.b\n"
    "mul x20, %x[ld_weight_col], x20\n"
    "ld1rw { z27.s }, p2/Z, [%x[qp], %[offsetof_input_offset]]\n"
    "ld1rw { z26.s }, p2/Z, [%x[qp], %[offsetof_weights_offset]]\n"
    "cmp %x[ld_weight_row], XZR\n"
    "csel %x[ld_weight_row], %x[ld_weight_row], x20, NE\n"
    "mov z25.b, #0x1\n"
    "mul z26.s, p2/M, z26.s, z27.s\n"
    "add x24, %x[weights], %x[ld_weight_row]\n"
    "ld1rw { z24.s }, p2/Z, [%x[qp], %[offsetof_per_layer_mul]]\n"
    "ld1rw { z23.s }, p2/Z, [%x[qp], %[offsetof_per_layer_right_shift]]\n"
    "add x23, x24, %x[ld_weight_row]\n"
    "add x22, %x[ld_weight_col], %x[ld_weight_col]\n"
    "whilelt p1.s, XZR, %x[n_channels]\n"
    "mov x21, #0x0\n"
    "mul z26.s, p2/M, z26.s, z16.s\n"
    "pfalse p8.b\n"
    "cbz %x[bias], 1f\n"
    "ptrue p8.s\n"
    "1:"  // No bias
    "2:"  // Loop
    "cntp x20, p2, p1.s\n"
    "whilelt p0.b, XZR, x20\n"
    "ld1b { z18.b }, p0/Z, [%x[weights]]\n"
    "ld1b { z17.b }, p0/Z, [%x[weights], %x[ld_weight_col]]\n"
    "ld1b { z16.b }, p0/Z, [%x[weights], x22]\n"
    "zip1 z20.b, z18.b, z16.b\n"
    "zip1 z19.b, z17.b, z28.b\n"
    "ld1b { z18.b }, p0/Z, [x24]\n"
    "ld1b { z17.b }, p0/Z, [x24, %x[ld_weight_col]]\n"
    "ld1b { z16.b }, p0/Z, [x24, x22]\n"
    "zip1 z22.b, z20.b, z19.b\n"
    "zip1 z21.b, z18.b, z16.b\n"
    "zip1 z19.b, z17.b, z28.b\n"
    "mov z20.s, #0x0\n"
    "ld1b { z18.b }, p0/Z, [x23]\n"
    "ld1b { z17.b }, p0/Z, [x23, %x[ld_weight_col]]\n"
    "ld1b { z16.b }, p0/Z, [x23, x22]\n"
    "sdot z20.s, z25.b, z22.b\n"
    "zip1 z19.b, z21.b, z19.b\n"
    "sdot z20.s, z25.b, z19.b\n"
    "zip1 z18.b, z18.b, z16.b\n"
    "zip1 z16.b, z17.b, z28.b\n"
    "and p0.b, p2/Z, p8.b, p1.b\n"
    "ld1w { z17.s }, p0/Z, [%x[bias], x21, LSL #2]\n"
    "zip1 z16.b, z18.b, z16.b\n"
    "sdot z20.s, z25.b, z16.b\n"
    "mls z17.s, p2/M, z20.s, z27.s\n"
    "add %x[weights], %x[weights], x20\n"
    "add x24, x24, x20\n"
    "add x23, x23, x20\n"
    "add z17.s, z17.s, z26.s\n"
    "st1w { z17.s }, p2, [%x[outptr]]\n"
    "st1b { z22.b }, p2, [%x[outptr], #1, MUL VL]\n"
    "st1b { z19.b }, p2, [%x[outptr], #2, MUL VL]\n"
    "st1b { z16.b }, p2, [%x[outptr], #3, MUL VL]\n"
    "addvl %x[outptr], %x[outptr], #4\n"
    "cbz %x[rq_mul_perchannel], 3f\n"
    "ld1w { z24.s }, p1/Z, [%x[rq_mul_perchannel], x21, LSL #2]\n"
    "ld1w { z23.s }, p1/Z, [%x[rq_shift_perchannel], x21, LSL #2]\n"
    "3:"  // Loop: Quantisation parameters: Store
    "incw x21\n"
    "whilelt p1.s, x21, %x[n_channels]\n"
    "st1w { z24.s }, p2, [%x[outptr]]\n"
    "st1w { z23.s }, p2, [%x[outptr], #1, MUL VL]\n"
    "addvl %x[outptr], %x[outptr], #2\n"
    "b.any 2b\n"
    : [ld_weight_col] "+&r" (ld_weight_col), [ld_weight_row] "+&r" (ld_weight_row), [outptr] "+&r" (outptr), [weights] "+&r" (weights)
    : [bias] "r" (bias), [n_channels] "r" (n_channels), [offsetof_input_offset] "I" (offsetof(arm_gemm::Requantize32, a_offset)), [offsetof_per_layer_mul] "I" (offsetof(arm_gemm::Requantize32, per_layer_mul)), [offsetof_per_layer_right_shift] "I" (offsetof(arm_gemm::Requantize32, per_layer_right_shift)), [offsetof_weights_offset] "I" (offsetof(arm_gemm::Requantize32, b_offset)), [qp] "r" (&qp), [rq_mul_perchannel] "r" (qp.per_channel_muls), [rq_shift_perchannel] "r" (qp.per_channel_right_shifts)
    : "cc", "memory", "p0", "p1", "p2", "p8", "x20", "x21", "x22", "x23", "x24", "z16", "z17", "z18", "z19", "z20", "z21", "z22", "z23", "z24", "z25", "z26", "z27", "z28"
  );
}

}  // namespace depthwise
}  // namespace arm_conv

#endif  // defined(ARM_COMPUTE_ENABLE_SVE)