1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
|
/*
* Copyright (c) 2017-2018 ARM Limited.
*
* SPDX-License-Identifier: MIT
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to
* deal in the Software without restriction, including without limitation the
* rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
* sell copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in all
* copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*/
#ifndef __ARM_COMPUTE_CPP_TYPES_H__
#define __ARM_COMPUTE_CPP_TYPES_H__
namespace arm_compute
{
/** Available CPU Targets */
enum class CPUTarget
{
ARCH_MASK = 0x0F00,
CPU_MODEL = 0x00FF,
INTRINSICS = 0x0100,
ARMV7 = 0x0200,
ARMV8 = 0x0300,
ARMV8_2 = 0x0400,
A7x = 0x0070,
A5x = 0x0050,
DOT = 0x1000,
A53 = (ARMV8 | A7x | 0x3),
A55 = (ARMV8_2 | A5x | 0x5),
A55_DOT = (A55 | DOT),
A72 = (ARMV8 | A7x | 0x2),
A73 = (ARMV8 | A7x | 0x3),
A75 = (ARMV8_2 | A7x | 0x5),
A75_DOT = (A75 | DOT),
};
/** Information about a CPU. */
struct CPUInfo
{
CPUTarget CPU{ CPUTarget::INTRINSICS }; /**< CPU target. */
int L1_size{ 0 }; /**< Size of L1 cache. */
int L2_size{ 0 }; /**< Size of L2 cache. */
};
/** Information about executing thread and CPU. */
struct ThreadInfo
{
int thread_id{ 0 }; /**< Executing thread. */
int num_threads{ 1 }; /**< Number of CPU threads. */
CPUInfo cpu_info{}; /**< CPU information. */
};
} // namespace arm_compute
#endif /* __ARM_COMPUTE_CPP_TYPES_H__ */
|
