aboutsummaryrefslogtreecommitdiff
path: root/src/core/NEON/kernels/arm_gemm/kernels/a64_interleaved_s8s32_mmla_8x12/a510.cpp
diff options
context:
space:
mode:
Diffstat (limited to 'src/core/NEON/kernels/arm_gemm/kernels/a64_interleaved_s8s32_mmla_8x12/a510.cpp')
-rw-r--r--src/core/NEON/kernels/arm_gemm/kernels/a64_interleaved_s8s32_mmla_8x12/a510.cpp114
1 files changed, 59 insertions, 55 deletions
diff --git a/src/core/NEON/kernels/arm_gemm/kernels/a64_interleaved_s8s32_mmla_8x12/a510.cpp b/src/core/NEON/kernels/arm_gemm/kernels/a64_interleaved_s8s32_mmla_8x12/a510.cpp
index e46cb8a67a..a4d8c0ace7 100644
--- a/src/core/NEON/kernels/arm_gemm/kernels/a64_interleaved_s8s32_mmla_8x12/a510.cpp
+++ b/src/core/NEON/kernels/arm_gemm/kernels/a64_interleaved_s8s32_mmla_8x12/a510.cpp
@@ -1,5 +1,5 @@
/*
- * Copyright (c) 2021, 2023 Arm Limited.
+ * Copyright (c) 2021 Arm Limited.
*
* SPDX-License-Identifier: MIT
*
@@ -10,16 +10,16 @@
* sell copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
- * The above copyright notice and this permission notice shall be included in all
- * copies or substantial portions of the Software.
+ * The above copyright notice and this permission notice shall be included in
+ * all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
- * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
- * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
- * SOFTWARE.
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
+ * IN THE SOFTWARE.
*/
#ifdef __aarch64__
@@ -33,33 +33,34 @@ void a64_interleaved_s8s32_mmla_8x12_a510(
int32_t *Cpanel, int ablocks, int bblocks, int K) {
struct KernelArgs {
+ size_t bblocks = {};
size_t K = {};
const int8_t *Bpanel = {};
- size_t bblocks = {};
} ka;
+ ka.bblocks = bblocks;
ka.K = (K/8) - 1;
ka.Bpanel = Bpanel;
- ka.bblocks = bblocks;
__asm__ __volatile__(
"1:" // Height loop
- "ldr x23, [%x[args_ptr], %[offsetof_bblocks]]\n"
- "ldr x22, [%x[args_ptr], %[offsetof_Bpanel]]\n"
+ "ldr x22, [%x[args_ptr], %[offsetof_bblocks]]\n"
"mov x21, %x[Apanel]\n"
+ "ldr x20, [%x[args_ptr], %[offsetof_Bpanel]]\n"
"2:" // Width loop
- "ldp q4, q5, [x22], #0x20\n"
"mov %x[Apanel], x21\n"
+ "ldr x19, [%x[args_ptr], %[offsetof_K]]\n"
"ld1 { v0.16b }, [%x[Apanel]], #0x10\n"
+ "ld1 { v4.16b }, [x20], #0x10\n"
"ld1 { v1.16b }, [%x[Apanel]], #0x10\n"
+ "cmp x19, #0x2\n"
"movi v8.4s, #0x0\n"
- "ld1 { v2.16b }, [%x[Apanel]], #0x10\n"
- "ldr x20, [%x[args_ptr], %[offsetof_K]]\n"
- "cmp x20, #0x2\n"
"movi v9.4s, #0x0\n"
+ "ld1 { v5.16b }, [x20], #0x10\n"
"movi v10.4s, #0x0\n"
"movi v11.4s, #0x0\n"
+ "ld1 { v2.16b }, [%x[Apanel]], #0x10\n"
"movi v12.4s, #0x0\n"
"movi v13.4s, #0x0\n"
"movi v14.4s, #0x0\n"
@@ -84,63 +85,65 @@ void a64_interleaved_s8s32_mmla_8x12_a510(
"3:" // main loop head
"ld1 { v3.16b }, [%x[Apanel]], #0x10\n"
".inst 0x4e84a408 // smmla v8.4s, v0.16b, v4.16b\n"
- ".inst 0x4e85a40b // smmla v11.4s, v0.16b, v5.16b\n"
- "ldp q6, q7, [x22], #0x20\n"
".inst 0x4e84a42e // smmla v14.4s, v1.16b, v4.16b\n"
+ "ldp q6, q7, [x20], #0x20\n"
+ ".inst 0x4e85a40b // smmla v11.4s, v0.16b, v5.16b\n"
".inst 0x4e85a431 // smmla v17.4s, v1.16b, v5.16b\n"
".inst 0x4e84a454 // smmla v20.4s, v2.16b, v4.16b\n"
- "sub x20, x20, #0x2\n"
+ "sub x19, x19, #0x2\n"
".inst 0x4e85a457 // smmla v23.4s, v2.16b, v5.16b\n"
".inst 0x4e84a47a // smmla v26.4s, v3.16b, v4.16b\n"
- "cmp x20, #0x2\n"
+ "cmp x19, #0x2\n"
".inst 0x4e85a47d // smmla v29.4s, v3.16b, v5.16b\n"
- "ldp q4, q5, [x22], #0x20\n"
+ "ldp q4, q5, [x20], #0x20\n"
".inst 0x4e86a409 // smmla v9.4s, v0.16b, v6.16b\n"
".inst 0x4e87a40c // smmla v12.4s, v0.16b, v7.16b\n"
- ".inst 0x4e86a42f // smmla v15.4s, v1.16b, v6.16b\n"
- ".inst 0x4e87a432 // smmla v18.4s, v1.16b, v7.16b\n"
- ".inst 0x4e86a455 // smmla v21.4s, v2.16b, v6.16b\n"
- ".inst 0x4e87a458 // smmla v24.4s, v2.16b, v7.16b\n"
- ".inst 0x4e86a47b // smmla v27.4s, v3.16b, v6.16b\n"
- ".inst 0x4e87a47e // smmla v30.4s, v3.16b, v7.16b\n"
- "ldp q6, q7, [x22], #0x20\n"
".inst 0x4e84a40a // smmla v10.4s, v0.16b, v4.16b\n"
".inst 0x4e85a40d // smmla v13.4s, v0.16b, v5.16b\n"
"ld1 { v0.16b }, [%x[Apanel]], #0x10\n"
+ ".inst 0x4e86a42f // smmla v15.4s, v1.16b, v6.16b\n"
+ ".inst 0x4e86a455 // smmla v21.4s, v2.16b, v6.16b\n"
+ ".inst 0x4e86a47b // smmla v27.4s, v3.16b, v6.16b\n"
+ ".inst 0x4e87a432 // smmla v18.4s, v1.16b, v7.16b\n"
+ "ld1 { v6.16b }, [x20], #0x10\n"
".inst 0x4e84a430 // smmla v16.4s, v1.16b, v4.16b\n"
".inst 0x4e85a433 // smmla v19.4s, v1.16b, v5.16b\n"
"ld1 { v1.16b }, [%x[Apanel]], #0x10\n"
+ ".inst 0x4e87a458 // smmla v24.4s, v2.16b, v7.16b\n"
+ ".inst 0x4e87a47e // smmla v30.4s, v3.16b, v7.16b\n"
+ "ld1 { v7.16b }, [x20], #0x10\n"
".inst 0x4e84a456 // smmla v22.4s, v2.16b, v4.16b\n"
".inst 0x4e85a459 // smmla v25.4s, v2.16b, v5.16b\n"
"ld1 { v2.16b }, [%x[Apanel]], #0x10\n"
".inst 0x4e84a47c // smmla v28.4s, v3.16b, v4.16b\n"
".inst 0x4e85a47f // smmla v31.4s, v3.16b, v5.16b\n"
"ld1 { v3.16b }, [%x[Apanel]], #0x10\n"
+ "ldp q4, q5, [x20], #0x20\n"
".inst 0x4e86a408 // smmla v8.4s, v0.16b, v6.16b\n"
- "ldp q4, q5, [x22], #0x20\n"
- ".inst 0x4e87a40b // smmla v11.4s, v0.16b, v7.16b\n"
".inst 0x4e86a42e // smmla v14.4s, v1.16b, v6.16b\n"
+ ".inst 0x4e87a40b // smmla v11.4s, v0.16b, v7.16b\n"
".inst 0x4e87a431 // smmla v17.4s, v1.16b, v7.16b\n"
".inst 0x4e86a454 // smmla v20.4s, v2.16b, v6.16b\n"
".inst 0x4e87a457 // smmla v23.4s, v2.16b, v7.16b\n"
".inst 0x4e86a47a // smmla v26.4s, v3.16b, v6.16b\n"
".inst 0x4e87a47d // smmla v29.4s, v3.16b, v7.16b\n"
- "ldp q6, q7, [x22], #0x20\n"
+ "ldp q6, q7, [x20], #0x20\n"
".inst 0x4e84a409 // smmla v9.4s, v0.16b, v4.16b\n"
".inst 0x4e85a40c // smmla v12.4s, v0.16b, v5.16b\n"
- ".inst 0x4e84a42f // smmla v15.4s, v1.16b, v4.16b\n"
- ".inst 0x4e85a432 // smmla v18.4s, v1.16b, v5.16b\n"
- ".inst 0x4e84a455 // smmla v21.4s, v2.16b, v4.16b\n"
- ".inst 0x4e85a458 // smmla v24.4s, v2.16b, v5.16b\n"
- ".inst 0x4e84a47b // smmla v27.4s, v3.16b, v4.16b\n"
- ".inst 0x4e85a47e // smmla v30.4s, v3.16b, v5.16b\n"
- "ldp q4, q5, [x22], #0x20\n"
".inst 0x4e86a40a // smmla v10.4s, v0.16b, v6.16b\n"
".inst 0x4e87a40d // smmla v13.4s, v0.16b, v7.16b\n"
"ld1 { v0.16b }, [%x[Apanel]], #0x10\n"
+ ".inst 0x4e84a42f // smmla v15.4s, v1.16b, v4.16b\n"
+ ".inst 0x4e84a455 // smmla v21.4s, v2.16b, v4.16b\n"
+ ".inst 0x4e84a47b // smmla v27.4s, v3.16b, v4.16b\n"
+ ".inst 0x4e85a432 // smmla v18.4s, v1.16b, v5.16b\n"
+ "ld1 { v4.16b }, [x20], #0x10\n"
".inst 0x4e86a430 // smmla v16.4s, v1.16b, v6.16b\n"
".inst 0x4e87a433 // smmla v19.4s, v1.16b, v7.16b\n"
"ld1 { v1.16b }, [%x[Apanel]], #0x10\n"
+ ".inst 0x4e85a458 // smmla v24.4s, v2.16b, v5.16b\n"
+ ".inst 0x4e85a47e // smmla v30.4s, v3.16b, v5.16b\n"
+ "ld1 { v5.16b }, [x20], #0x10\n"
".inst 0x4e86a456 // smmla v22.4s, v2.16b, v6.16b\n"
".inst 0x4e87a459 // smmla v25.4s, v2.16b, v7.16b\n"
"ld1 { v2.16b }, [%x[Apanel]], #0x10\n"
@@ -150,65 +153,66 @@ void a64_interleaved_s8s32_mmla_8x12_a510(
"4:" // main loop skip
"ld1 { v3.16b }, [%x[Apanel]], #0x10\n"
".inst 0x4e84a408 // smmla v8.4s, v0.16b, v4.16b\n"
- ".inst 0x4e85a40b // smmla v11.4s, v0.16b, v5.16b\n"
- "ldp q6, q7, [x22], #0x20\n"
".inst 0x4e84a42e // smmla v14.4s, v1.16b, v4.16b\n"
+ "ldp q6, q7, [x20], #0x20\n"
+ ".inst 0x4e85a40b // smmla v11.4s, v0.16b, v5.16b\n"
".inst 0x4e85a431 // smmla v17.4s, v1.16b, v5.16b\n"
".inst 0x4e84a454 // smmla v20.4s, v2.16b, v4.16b\n"
".inst 0x4e85a457 // smmla v23.4s, v2.16b, v5.16b\n"
".inst 0x4e84a47a // smmla v26.4s, v3.16b, v4.16b\n"
".inst 0x4e85a47d // smmla v29.4s, v3.16b, v5.16b\n"
- "ldp q4, q5, [x22], #0x20\n"
+ "ldp q4, q5, [x20], #0x20\n"
".inst 0x4e86a409 // smmla v9.4s, v0.16b, v6.16b\n"
- ".inst 0x4e87a40c // smmla v12.4s, v0.16b, v7.16b\n"
".inst 0x4e86a42f // smmla v15.4s, v1.16b, v6.16b\n"
- ".inst 0x4e87a432 // smmla v18.4s, v1.16b, v7.16b\n"
".inst 0x4e86a455 // smmla v21.4s, v2.16b, v6.16b\n"
- ".inst 0x4e87a458 // smmla v24.4s, v2.16b, v7.16b\n"
".inst 0x4e86a47b // smmla v27.4s, v3.16b, v6.16b\n"
- ".inst 0x4e87a47e // smmla v30.4s, v3.16b, v7.16b\n"
+ ".inst 0x4e87a40c // smmla v12.4s, v0.16b, v7.16b\n"
".inst 0x4e84a40a // smmla v10.4s, v0.16b, v4.16b\n"
".inst 0x4e85a40d // smmla v13.4s, v0.16b, v5.16b\n"
+ ".inst 0x4e87a432 // smmla v18.4s, v1.16b, v7.16b\n"
".inst 0x4e84a430 // smmla v16.4s, v1.16b, v4.16b\n"
".inst 0x4e85a433 // smmla v19.4s, v1.16b, v5.16b\n"
+ ".inst 0x4e87a458 // smmla v24.4s, v2.16b, v7.16b\n"
+ ".inst 0x4e87a47e // smmla v30.4s, v3.16b, v7.16b\n"
".inst 0x4e84a456 // smmla v22.4s, v2.16b, v4.16b\n"
".inst 0x4e85a459 // smmla v25.4s, v2.16b, v5.16b\n"
".inst 0x4e84a47c // smmla v28.4s, v3.16b, v4.16b\n"
".inst 0x4e85a47f // smmla v31.4s, v3.16b, v5.16b\n"
- "cbz x20, 5f\n"
- "ldp q6, q7, [x22], #0x20\n"
+ "cbz x19, 5f\n"
"ld1 { v0.16b }, [%x[Apanel]], #0x10\n"
- "ld1 { v1.16b }, [%x[Apanel]], #0x10\n"
+ "ld1 { v6.16b }, [x20], #0x10\n"
".inst 0x4e86a408 // smmla v8.4s, v0.16b, v6.16b\n"
+ "ld1 { v1.16b }, [%x[Apanel]], #0x10\n"
+ "ld1 { v7.16b }, [x20], #0x10\n"
+ ".inst 0x4e86a42e // smmla v14.4s, v1.16b, v6.16b\n"
"ld1 { v2.16b }, [%x[Apanel]], #0x10\n"
"ld1 { v3.16b }, [%x[Apanel]], #0x10\n"
".inst 0x4e87a40b // smmla v11.4s, v0.16b, v7.16b\n"
- "ldp q4, q5, [x22], #0x20\n"
- ".inst 0x4e86a42e // smmla v14.4s, v1.16b, v6.16b\n"
+ "ldp q4, q5, [x20], #0x20\n"
".inst 0x4e87a431 // smmla v17.4s, v1.16b, v7.16b\n"
".inst 0x4e86a454 // smmla v20.4s, v2.16b, v6.16b\n"
".inst 0x4e87a457 // smmla v23.4s, v2.16b, v7.16b\n"
".inst 0x4e86a47a // smmla v26.4s, v3.16b, v6.16b\n"
".inst 0x4e87a47d // smmla v29.4s, v3.16b, v7.16b\n"
- "ldp q6, q7, [x22], #0x20\n"
+ "ldp q6, q7, [x20], #0x20\n"
".inst 0x4e84a409 // smmla v9.4s, v0.16b, v4.16b\n"
- ".inst 0x4e85a40c // smmla v12.4s, v0.16b, v5.16b\n"
".inst 0x4e84a42f // smmla v15.4s, v1.16b, v4.16b\n"
- ".inst 0x4e85a432 // smmla v18.4s, v1.16b, v5.16b\n"
".inst 0x4e84a455 // smmla v21.4s, v2.16b, v4.16b\n"
- ".inst 0x4e85a458 // smmla v24.4s, v2.16b, v5.16b\n"
".inst 0x4e84a47b // smmla v27.4s, v3.16b, v4.16b\n"
- ".inst 0x4e85a47e // smmla v30.4s, v3.16b, v5.16b\n"
+ ".inst 0x4e85a40c // smmla v12.4s, v0.16b, v5.16b\n"
".inst 0x4e86a40a // smmla v10.4s, v0.16b, v6.16b\n"
".inst 0x4e87a40d // smmla v13.4s, v0.16b, v7.16b\n"
+ ".inst 0x4e85a432 // smmla v18.4s, v1.16b, v5.16b\n"
".inst 0x4e86a430 // smmla v16.4s, v1.16b, v6.16b\n"
".inst 0x4e87a433 // smmla v19.4s, v1.16b, v7.16b\n"
+ ".inst 0x4e85a458 // smmla v24.4s, v2.16b, v5.16b\n"
+ ".inst 0x4e85a47e // smmla v30.4s, v3.16b, v5.16b\n"
".inst 0x4e86a456 // smmla v22.4s, v2.16b, v6.16b\n"
".inst 0x4e87a459 // smmla v25.4s, v2.16b, v7.16b\n"
".inst 0x4e86a47c // smmla v28.4s, v3.16b, v6.16b\n"
".inst 0x4e87a47f // smmla v31.4s, v3.16b, v7.16b\n"
"5:" // multiply loop done
- "subs x23, x23, #0x1\n"
+ "subs x22, x22, #0x1\n"
"uzp1 v4.2d, v8.2d, v11.2d\n"
"uzp2 v8.2d, v8.2d, v11.2d\n"
"uzp1 v11.2d, v9.2d, v12.2d\n"
@@ -263,7 +267,7 @@ void a64_interleaved_s8s32_mmla_8x12_a510(
"bne 1b\n"
: [Apanel] "+&r" (Apanel), [Cpanel] "+&r" (Cpanel), [ablocks] "+&r" (ablocks)
: [args_ptr] "r" (&ka), [offsetof_Bpanel] "I" (offsetof(KernelArgs, Bpanel)), [offsetof_K] "I" (offsetof(KernelArgs, K)), [offsetof_bblocks] "I" (offsetof(KernelArgs, bblocks))
- : "cc", "memory", "v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31", "x20", "x21", "x22", "x23"
+ : "cc", "memory", "v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7", "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15", "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31", "x19", "x20", "x21", "x22"
);
}
generated by cgit v1.2.1 (git 2.23.0) at 2024-05-20 11:04:53 +0000