diff options
author | Georgios Pinitas <georgios.pinitas@arm.com> | 2021-07-02 09:01:49 +0100 |
---|---|---|
committer | Georgios Pinitas <georgios.pinitas@arm.com> | 2021-07-02 15:47:11 +0000 |
commit | 2eb5d16b839cbc28c6cb7f0de7a0bf15290b425a (patch) | |
tree | 523d495c3a4c07d87b337c45a81afa06c9b1f495 /src/runtime/cpu/operators/CpuConcatenate.h | |
parent | 4dfc5538948c196def6d2e3305fe8051a5df3f15 (diff) | |
download | ComputeLibrary-2eb5d16b839cbc28c6cb7f0de7a0bf15290b425a.tar.gz |
Align kernel/operator header layout
- Redirect validate documentation to configure
- Align header names
- Align class layout
Signed-off-by: Georgios Pinitas <georgios.pinitas@arm.com>
Change-Id: Ia40f67383826a66e9f9a33745d66805551e31a3a
Reviewed-on: https://review.mlplatform.org/c/ml/ComputeLibrary/+/5897
Comments-Addressed: Arm Jenkins <bsgcomp@arm.com>
Tested-by: Arm Jenkins <bsgcomp@arm.com>
Reviewed-by: Michele Di Giorgio <michele.digiorgio@arm.com>
Diffstat (limited to 'src/runtime/cpu/operators/CpuConcatenate.h')
-rw-r--r-- | src/runtime/cpu/operators/CpuConcatenate.h | 19 |
1 files changed, 6 insertions, 13 deletions
diff --git a/src/runtime/cpu/operators/CpuConcatenate.h b/src/runtime/cpu/operators/CpuConcatenate.h index d2af3e2ad2..55eab54996 100644 --- a/src/runtime/cpu/operators/CpuConcatenate.h +++ b/src/runtime/cpu/operators/CpuConcatenate.h @@ -43,8 +43,7 @@ namespace cpu class CpuConcatenate : public ICpuOperator { public: - /** Constructor */ - CpuConcatenate(); + CpuConcatenate() = default; /** Configure operator for a given list of arguments * * @note Input and output tensor dimensions preconditions defer depending on the concatenation axis. @@ -56,15 +55,9 @@ public: * @param[in] axis Concatenation axis. Supported underlying concatenation axis are 0, 1, 2 and 3. */ void configure(const std::vector<const ITensorInfo *> &srcs_vector, ITensorInfo *dst, size_t axis); - /** Static function to check if given info will lead to a valid configuration of @ref NEConcatenateLayer + /** Static function to check if given info will lead to a valid configuration * - * @note Input and output tensor dimensions preconditions defer depending on the concatenation axis. - * @note Preconditions can be found respectively at @ref kernels::CpuConcatenateWidthKernel, @ref kernels::CpuConcatenateHeightKernel, - * @ref kernels::CpuConcatenateDepthKernel and @ref kernels::CpuConcatenateBatchKernel. - * - * @param[in] srcs_vector The vectors containing all the tensors info to concatenate. Data types supported: QASYMM8/QASYMM8_SIGNED/F16/F32. - * @param[in] dst Output tensor info. Data types supported: Same as @p srcs_vector. - * @param[in] axis Concatenation axis. Supported underlying concatenation axis are 0, 1, 2 and 3. + * Similar to @ref CpuConcatenate::configure() * * @return a status */ @@ -74,9 +67,9 @@ public: void run(ITensorPack &tensors) override; private: - std::vector<std::unique_ptr<ICpuKernel>> _concat_kernels; - unsigned int _num_srcs; - unsigned int _axis; + std::vector<std::unique_ptr<ICpuKernel>> _concat_kernels{}; + unsigned int _num_srcs{ 0 }; + unsigned int _axis{ 0 }; }; } // namespace cpu } // namespace arm_compute |