diff options
author | Michael Tyler <michael.tyler@arm.com> | 2023-04-12 17:43:17 +0100 |
---|---|---|
committer | michael.tyler <michael.tyler@arm.com> | 2023-06-05 15:57:58 +0000 |
commit | 74921eee924625426429044decefe3673561b174 (patch) | |
tree | 654da1a95e3d42d6af8ad1ff27bb40d77b1fd8c5 /src/core/NEON/kernels/arm_gemm/indirect-interleaves/a64_interleave8_block1_u8_u16.hpp | |
parent | df5d9878008be9b60586df97ebfff197abb5195e (diff) | |
download | ComputeLibrary-74921eee924625426429044decefe3673561b174.tar.gz |
Update CPU kernel implementations and guard directives
Resolves COMPMID-6023
Change-Id: I868975d14c4f98af6716726feda22405a6a4c891
Signed-off-by: Michael Tyler <michael.tyler@arm.com>
Reviewed-on: https://review.mlplatform.org/c/ml/ComputeLibrary/+/9686
Tested-by: Arm Jenkins <bsgcomp@arm.com>
Reviewed-by: Viet-Hoa Do <viet-hoa.do@arm.com>
Comments-Addressed: Arm Jenkins <bsgcomp@arm.com>
Benchmark: Arm Jenkins <bsgcomp@arm.com>
Diffstat (limited to 'src/core/NEON/kernels/arm_gemm/indirect-interleaves/a64_interleave8_block1_u8_u16.hpp')
-rw-r--r-- | src/core/NEON/kernels/arm_gemm/indirect-interleaves/a64_interleave8_block1_u8_u16.hpp | 209 |
1 files changed, 104 insertions, 105 deletions
diff --git a/src/core/NEON/kernels/arm_gemm/indirect-interleaves/a64_interleave8_block1_u8_u16.hpp b/src/core/NEON/kernels/arm_gemm/indirect-interleaves/a64_interleave8_block1_u8_u16.hpp index 43a3a46801..d29a995b46 100644 --- a/src/core/NEON/kernels/arm_gemm/indirect-interleaves/a64_interleave8_block1_u8_u16.hpp +++ b/src/core/NEON/kernels/arm_gemm/indirect-interleaves/a64_interleave8_block1_u8_u16.hpp @@ -80,35 +80,35 @@ void interleave_block<8, 1, VLType::None, false>( "blt 3f\n" "2:" // Main loop head "ldr d25, [x28], #0x8\n" - "ldr d30, [x27], #0x8\n" + "ldr d27, [x27], #0x8\n" "ushll v25.8h, v25.8b, #0x0\n" - "ushll v30.8h, v30.8b, #0x0\n" - "ldr d29, [x26], #0x8\n" - "ldr d28, [x25], #0x8\n" - "ushll v29.8h, v29.8b, #0x0\n" - "ushll v28.8h, v28.8b, #0x0\n" + "ushll v27.8h, v27.8b, #0x0\n" + "ldr d26, [x26], #0x8\n" + "ldr d24, [x25], #0x8\n" + "ushll v26.8h, v26.8b, #0x0\n" + "ushll v24.8h, v24.8b, #0x0\n" "ldr d21, [x24], #0x8\n" - "ldr d27, [x23], #0x8\n" + "ldr d20, [x23], #0x8\n" "ushll v21.8h, v21.8b, #0x0\n" - "ushll v27.8h, v27.8b, #0x0\n" - "ldr d20, [x22], #0x8\n" - "ldr d26, [x21], #0x8\n" "ushll v20.8h, v20.8b, #0x0\n" - "ushll v26.8h, v26.8b, #0x0\n" + "ldr d17, [x22], #0x8\n" + "ldr d16, [x21], #0x8\n" + "ushll v17.8h, v17.8b, #0x0\n" + "ushll v16.8h, v16.8b, #0x0\n" "zip1 v23.8h, v25.8h, v21.8h\n" - "zip1 v22.8h, v29.8h, v20.8h\n" + "zip1 v22.8h, v26.8h, v17.8h\n" "subs %x[width], %x[width], #0x8\n" "cmp %x[width], #0x8\n" - "zip1 v19.8h, v30.8h, v27.8h\n" - "zip1 v18.8h, v28.8h, v26.8h\n" + "zip1 v19.8h, v27.8h, v20.8h\n" + "zip1 v18.8h, v24.8h, v16.8h\n" "prfm pldl1keep, [x28, #0x70]\n" "prfm pldl1keep, [x27, #0x70]\n" "zip2 v25.8h, v25.8h, v21.8h\n" - "zip2 v21.8h, v29.8h, v20.8h\n" + "zip2 v21.8h, v26.8h, v17.8h\n" "prfm pldl1keep, [x26, #0x70]\n" "prfm pldl1keep, [x25, #0x70]\n" - "zip2 v20.8h, v30.8h, v27.8h\n" - "zip2 v16.8h, v28.8h, v26.8h\n" + "zip2 v20.8h, v27.8h, v20.8h\n" + "zip2 v16.8h, v24.8h, v16.8h\n" "prfm pldl1keep, [x24, #0x70]\n" "prfm pldl1keep, [x23, #0x70]\n" "zip1 v24.8h, v23.8h, v22.8h\n" @@ -142,140 +142,139 @@ void interleave_block<8, 1, VLType::None, false>( "3:" // Main loop skip "cbz %x[width], 8f\n" "tbz %x[width], #2, 5f\n" - "ldr s25, [x28], #0x4\n" - "ldr s30, [x27], #0x4\n" - "ldr s29, [x26], #0x4\n" - "ldr s28, [x25], #0x4\n" - "ldr s21, [x24], #0x4\n" - "ldr s27, [x23], #0x4\n" - "ldr s20, [x22], #0x4\n" - "ldr s26, [x21], #0x4\n" + "ldr s30, [x28], #0x4\n" + "ldr s29, [x27], #0x4\n" + "ldr s28, [x26], #0x4\n" + "ldr s27, [x25], #0x4\n" + "ldr s26, [x24], #0x4\n" + "ldr s25, [x23], #0x4\n" + "ldr s24, [x22], #0x4\n" + "ldr s23, [x21], #0x4\n" "tbz %x[width], #1, 4f\n" - "ld1 { v25.h }[2], [x28], #0x2\n" - "ld1 { v30.h }[2], [x27], #0x2\n" + "ld1 { v30.h }[2], [x28], #0x2\n" + "ld1 { v29.h }[2], [x27], #0x2\n" "mov x20, #0x6\n" - "ld1 { v29.h }[2], [x26], #0x2\n" - "ld1 { v28.h }[2], [x25], #0x2\n" - "ld1 { v21.h }[2], [x24], #0x2\n" - "ld1 { v27.h }[2], [x23], #0x2\n" - "ld1 { v20.h }[2], [x22], #0x2\n" - "ld1 { v26.h }[2], [x21], #0x2\n" + "ld1 { v28.h }[2], [x26], #0x2\n" + "ld1 { v27.h }[2], [x25], #0x2\n" + "ld1 { v26.h }[2], [x24], #0x2\n" + "ld1 { v25.h }[2], [x23], #0x2\n" + "ld1 { v24.h }[2], [x22], #0x2\n" + "ld1 { v23.h }[2], [x21], #0x2\n" "tbz %x[width], #0, 7f\n" - "ld1 { v25.b }[6], [x28]\n" - "ld1 { v30.b }[6], [x27]\n" + "ld1 { v30.b }[6], [x28]\n" + "ld1 { v29.b }[6], [x27]\n" "mov x20, #0x7\n" - "ld1 { v29.b }[6], [x26]\n" - "ld1 { v28.b }[6], [x25]\n" - "ld1 { v21.b }[6], [x24]\n" - "ld1 { v27.b }[6], [x23]\n" - "ld1 { v20.b }[6], [x22]\n" - "ld1 { v26.b }[6], [x21]\n" + "ld1 { v28.b }[6], [x26]\n" + "ld1 { v27.b }[6], [x25]\n" + "ld1 { v26.b }[6], [x24]\n" + "ld1 { v25.b }[6], [x23]\n" + "ld1 { v24.b }[6], [x22]\n" + "ld1 { v23.b }[6], [x21]\n" "b 7f\n" "4:" // odd_loads_1_4 "mov x20, #0x4\n" "tbz %x[width], #0, 7f\n" - "ld1 { v25.b }[4], [x28]\n" - "ld1 { v30.b }[4], [x27]\n" + "ld1 { v30.b }[4], [x28]\n" + "ld1 { v29.b }[4], [x27]\n" "mov x20, #0x5\n" - "ld1 { v29.b }[4], [x26]\n" - "ld1 { v28.b }[4], [x25]\n" - "ld1 { v21.b }[4], [x24]\n" - "ld1 { v27.b }[4], [x23]\n" - "ld1 { v20.b }[4], [x22]\n" - "ld1 { v26.b }[4], [x21]\n" + "ld1 { v28.b }[4], [x26]\n" + "ld1 { v27.b }[4], [x25]\n" + "ld1 { v26.b }[4], [x24]\n" + "ld1 { v25.b }[4], [x23]\n" + "ld1 { v24.b }[4], [x22]\n" + "ld1 { v23.b }[4], [x21]\n" "b 7f\n" "5:" // odd_loads_2_0 "tbz %x[width], #1, 6f\n" - "ldr h25, [x28], #0x2\n" - "ldr h30, [x27], #0x2\n" + "ldr h30, [x28], #0x2\n" + "ldr h29, [x27], #0x2\n" "mov x20, #0x2\n" - "ldr h29, [x26], #0x2\n" - "ldr h28, [x25], #0x2\n" - "ldr h21, [x24], #0x2\n" - "ldr h27, [x23], #0x2\n" - "ldr h20, [x22], #0x2\n" - "ldr h26, [x21], #0x2\n" + "ldr h28, [x26], #0x2\n" + "ldr h27, [x25], #0x2\n" + "ldr h26, [x24], #0x2\n" + "ldr h25, [x23], #0x2\n" + "ldr h24, [x22], #0x2\n" + "ldr h23, [x21], #0x2\n" "tbz %x[width], #0, 7f\n" - "ld1 { v25.b }[2], [x28]\n" - "ld1 { v30.b }[2], [x27]\n" + "ld1 { v30.b }[2], [x28]\n" + "ld1 { v29.b }[2], [x27]\n" "mov x20, #0x3\n" - "ld1 { v29.b }[2], [x26]\n" - "ld1 { v28.b }[2], [x25]\n" - "ld1 { v21.b }[2], [x24]\n" - "ld1 { v27.b }[2], [x23]\n" - "ld1 { v20.b }[2], [x22]\n" - "ld1 { v26.b }[2], [x21]\n" + "ld1 { v28.b }[2], [x26]\n" + "ld1 { v27.b }[2], [x25]\n" + "ld1 { v26.b }[2], [x24]\n" + "ld1 { v25.b }[2], [x23]\n" + "ld1 { v24.b }[2], [x22]\n" + "ld1 { v23.b }[2], [x21]\n" "b 7f\n" "6:" // odd_loads_1_0 - "ldr b25, [x28, #0x0]\n" - "ldr b30, [x27, #0x0]\n" + "ldr b30, [x28, #0x0]\n" + "ldr b29, [x27, #0x0]\n" "mov x20, #0x1\n" - "ldr b29, [x26, #0x0]\n" - "ldr b28, [x25, #0x0]\n" - "ldr b21, [x24, #0x0]\n" - "ldr b27, [x23, #0x0]\n" - "ldr b20, [x22, #0x0]\n" - "ldr b26, [x21, #0x0]\n" + "ldr b28, [x26, #0x0]\n" + "ldr b27, [x25, #0x0]\n" + "ldr b26, [x24, #0x0]\n" + "ldr b25, [x23, #0x0]\n" + "ldr b24, [x22, #0x0]\n" + "ldr b23, [x21, #0x0]\n" "7:" // Odd load end - "ushll v25.8h, v25.8b, #0x0\n" "ushll v30.8h, v30.8b, #0x0\n" - "subs x20, x20, #0x1\n" "ushll v29.8h, v29.8b, #0x0\n" + "subs x20, x20, #0x1\n" "ushll v28.8h, v28.8b, #0x0\n" - "ushll v21.8h, v21.8b, #0x0\n" "ushll v27.8h, v27.8b, #0x0\n" - "ushll v20.8h, v20.8b, #0x0\n" "ushll v26.8h, v26.8b, #0x0\n" - "zip1 v23.8h, v25.8h, v21.8h\n" - "zip1 v22.8h, v29.8h, v20.8h\n" - "zip1 v19.8h, v30.8h, v27.8h\n" - "zip1 v18.8h, v28.8h, v26.8h\n" - "zip1 v24.8h, v23.8h, v22.8h\n" - "zip1 v17.8h, v19.8h, v18.8h\n" - "zip1 v16.8h, v24.8h, v17.8h\n" + "ushll v25.8h, v25.8b, #0x0\n" + "ushll v24.8h, v24.8b, #0x0\n" + "ushll v23.8h, v23.8b, #0x0\n" + "zip1 v22.8h, v30.8h, v26.8h\n" + "zip1 v21.8h, v28.8h, v24.8h\n" + "zip1 v20.8h, v29.8h, v25.8h\n" + "zip1 v19.8h, v27.8h, v23.8h\n" + "zip1 v18.8h, v22.8h, v21.8h\n" + "zip1 v17.8h, v20.8h, v19.8h\n" + "zip1 v16.8h, v18.8h, v17.8h\n" "str q16, [%x[out_ptr], #0x0]\n" "add %x[out_ptr], %x[out_ptr], #0x10\n" "beq 8f\n" "subs x20, x20, #0x1\n" - "zip2 v16.8h, v24.8h, v17.8h\n" + "zip2 v16.8h, v18.8h, v17.8h\n" "str q16, [%x[out_ptr], #0x0]\n" "add %x[out_ptr], %x[out_ptr], #0x10\n" "beq 8f\n" - "zip2 v23.8h, v23.8h, v22.8h\n" - "zip2 v19.8h, v19.8h, v18.8h\n" + "zip2 v18.8h, v22.8h, v21.8h\n" + "zip2 v17.8h, v20.8h, v19.8h\n" "subs x20, x20, #0x1\n" - "zip1 v17.8h, v23.8h, v19.8h\n" - "str q17, [%x[out_ptr], #0x0]\n" + "zip1 v16.8h, v18.8h, v17.8h\n" + "str q16, [%x[out_ptr], #0x0]\n" "add %x[out_ptr], %x[out_ptr], #0x10\n" "beq 8f\n" "subs x20, x20, #0x1\n" - "zip2 v16.8h, v23.8h, v19.8h\n" + "zip2 v16.8h, v18.8h, v17.8h\n" "str q16, [%x[out_ptr], #0x0]\n" "add %x[out_ptr], %x[out_ptr], #0x10\n" "beq 8f\n" - "zip2 v25.8h, v25.8h, v21.8h\n" - "zip2 v21.8h, v29.8h, v20.8h\n" + "zip2 v22.8h, v30.8h, v26.8h\n" + "zip2 v21.8h, v28.8h, v24.8h\n" "subs x20, x20, #0x1\n" - "zip2 v20.8h, v30.8h, v27.8h\n" - "zip2 v16.8h, v28.8h, v26.8h\n" - "zip1 v22.8h, v25.8h, v21.8h\n" - "zip1 v18.8h, v20.8h, v16.8h\n" - "zip1 v19.8h, v22.8h, v18.8h\n" - "str q19, [%x[out_ptr], #0x0]\n" + "zip2 v20.8h, v29.8h, v25.8h\n" + "zip2 v19.8h, v27.8h, v23.8h\n" + "zip1 v18.8h, v22.8h, v21.8h\n" + "zip1 v17.8h, v20.8h, v19.8h\n" + "zip1 v16.8h, v18.8h, v17.8h\n" + "str q16, [%x[out_ptr], #0x0]\n" "add %x[out_ptr], %x[out_ptr], #0x10\n" "beq 8f\n" "subs x20, x20, #0x1\n" - "zip2 v18.8h, v22.8h, v18.8h\n" - "str q18, [%x[out_ptr], #0x0]\n" + "zip2 v16.8h, v18.8h, v17.8h\n" + "str q16, [%x[out_ptr], #0x0]\n" "add %x[out_ptr], %x[out_ptr], #0x10\n" "beq 8f\n" - "zip2 v21.8h, v25.8h, v21.8h\n" - "zip2 v20.8h, v20.8h, v16.8h\n" - "zip1 v17.8h, v21.8h, v20.8h\n" - "str q17, [%x[out_ptr], #0x0]\n" + "zip2 v17.8h, v22.8h, v21.8h\n" + "zip2 v16.8h, v20.8h, v19.8h\n" + "zip1 v16.8h, v17.8h, v16.8h\n" + "str q16, [%x[out_ptr], #0x0]\n" "add %x[out_ptr], %x[out_ptr], #0x10\n" "8:" // Odds skip - : [out_ptr] "+&r" (out_ptr), [width] "+&r" (width) : [height] "r" (height), [in] "r" (in), [row_offset] "r" (row_offset) : "cc", "memory", "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24", "v25", "v26", "v27", "v28", "v29", "v30", "x20", "x21", "x22", "x23", "x24", "x25", "x26", "x27", "x28" |