diff options
author | Michele Di Giorgio <michele.digiorgio@arm.com> | 2019-09-23 16:49:49 +0100 |
---|---|---|
committer | Michele Di Giorgio <michele.digiorgio@arm.com> | 2019-09-30 16:45:51 +0000 |
commit | 9637b2e4fc33b2264aa5586dd6b2ed1045db5075 (patch) | |
tree | a22d4dd2ff18f86a2da2920151002415b80fefca /arm_compute/core | |
parent | cecb0a75a9de0a12d30f8fabbe16a656c722afa1 (diff) | |
download | ComputeLibrary-9637b2e4fc33b2264aa5586dd6b2ed1045db5075.tar.gz |
COMPMID-2671: Change ArgMinMax NEON/CL output type to Signed32
Change-Id: I718f3884928271c5b0afb259d5bfe9df284f18e6
Signed-off-by: Michele Di Giorgio <michele.digiorgio@arm.com>
Reviewed-on: https://review.mlplatform.org/c/1995
Reviewed-by: Georgios Pinitas <georgios.pinitas@arm.com>
Comments-Addressed: Arm Jenkins <bsgcomp@arm.com>
Tested-by: Arm Jenkins <bsgcomp@arm.com>
Diffstat (limited to 'arm_compute/core')
-rw-r--r-- | arm_compute/core/CL/kernels/CLReductionOperationKernel.h | 12 | ||||
-rw-r--r-- | arm_compute/core/NEON/kernels/NEReductionOperationKernel.h | 14 |
2 files changed, 19 insertions, 7 deletions
diff --git a/arm_compute/core/CL/kernels/CLReductionOperationKernel.h b/arm_compute/core/CL/kernels/CLReductionOperationKernel.h index aba11e1ad1..18a1bab2dc 100644 --- a/arm_compute/core/CL/kernels/CLReductionOperationKernel.h +++ b/arm_compute/core/CL/kernels/CLReductionOperationKernel.h @@ -31,7 +31,13 @@ namespace arm_compute { class ICLTensor; -/** Interface for the reduction operation kernel */ +/** Interface for the reduction operation kernel + * + * @note For ARG_MIN/ARG_MAX reduction, the indices are computed in unsigned + * 32-bit (U32). It is the user's responsibility to check that the + * results do not overflow in case the output data type is set to signed + * 32-bit integer (S32). + */ class CLReductionOperationKernel : public ICLKernel { public: @@ -51,7 +57,7 @@ public: /** Set the input and output tensors. * * @param[in] input Source tensor. Data types supported: QASYMM8/S32/F16/F32. - * @param[out] output Destination tensor. Data types and data layouts supported: Same as @p input. + * @param[out] output Destination tensor. Data types and data layouts supported: Same as @p input, U32/S32 for ARG_MIX/ARG_MAX. * Output will have the same number of dimensions as input. * @param[in] axis Axis along which to reduce. Supported reduction axis : 0,1,2,3 * @param[in] op Reduction operation to perform. @@ -62,7 +68,7 @@ public: /** Static function to check if given info will lead to a valid configuration of @ref CLReductionOperationKernel. * * @param[in] input Source tensor info. Data types supported: QASYMM8/S32/F16/F32. - * @param[in] output Destination tensor info. Data types and data layouts supported: Same as @p input. + * @param[in] output Destination tensor info. Data types and data layouts supported: Same as @p input, U32/S32 for ARG_MIX/ARG_MAX. * Output will have the same number of dimensions as input. * @param[in] axis Axis along which to reduce. Supported reduction axis : 0,1,2,3 * @param[in] op Reduction operation to perform. diff --git a/arm_compute/core/NEON/kernels/NEReductionOperationKernel.h b/arm_compute/core/NEON/kernels/NEReductionOperationKernel.h index a4cb330445..4b28b8dbcd 100644 --- a/arm_compute/core/NEON/kernels/NEReductionOperationKernel.h +++ b/arm_compute/core/NEON/kernels/NEReductionOperationKernel.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2017-2018 ARM Limited. + * Copyright (c) 2017-2019 ARM Limited. * * SPDX-License-Identifier: MIT * @@ -30,7 +30,13 @@ namespace arm_compute { class ITensor; -/** NEON kernel to perform a reduction operation */ +/** NEON kernel to perform a reduction operation + * + * @note For ARG_MIN/ARG_MAX reduction, the indices are computed in unsigned + * 32-bit (U32). It is the user's responsibility to check that the + * results do not overflow in case the output data type is set to signed + * 32-bit integer (S32). + */ class NEReductionOperationKernel : public INEKernel { public: @@ -54,7 +60,7 @@ public: /** Set the source, destination of the kernel * * @param[in] input Source tensor. Data type supported: QASYMM8/F16/F32. Data layouts supported: NCHW. - * @param[out] output Destination tensor.Data types and data layouts supported: same as @p input. + * @param[out] output Destination tensor.Data types and data layouts supported: same as @p input, S32 for ARG_MIX/ARG_MAX. * Output will have the same number of dimensions as input. * @param[in] axis Axis along which to reduce. Supported reduction axis : 0 * @param[in] op Reduction operation to perform. @@ -64,7 +70,7 @@ public: /** Static function to check if given info will lead to a valid configuration of @ref NEReductionOperationKernel. * * @param[in] input Source tensor info. Data type supported: QASYMM8/F16/F32. Data layouts supported: NCHW. - * @param[in] output Destination tensor info.Data types and data layouts supported: same as @p input. + * @param[in] output Destination tensor info.Data types and data layouts supported: same as @p input, S32 for ARG_MIX/ARG_MAX. * Output will have the same number of dimensions as input. * @param[in] axis Axis along which to reduce. Supported reduction axis : 0 * @param[in] op Reduction operation to perform. |