aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorGeorgios Pinitas <georgios.pinitas@arm.com>2021-05-17 03:06:08 +0100
committerGeorgios Pinitas <georgios.pinitas@arm.com>2021-05-18 09:27:38 +0000
commit9e1f074af3a71b5bd5bd87b292c74fb57a90347c (patch)
treef09b1700634c56bc536382bf57ec11599d5dd0e3
parenta4602729d5b524a2078b9eabbd552b8e7174bfca (diff)
downloadComputeLibrary-9e1f074af3a71b5bd5bd87b292c74fb57a90347c.tar.gz
Port NEFlatten layer to a memory injecting interface
Resolves: COMPMID-4503 Signed-off-by: Georgios Pinitas <georgios.pinitas@arm.com> Change-Id: Ic536f62a9561d709c16d5f9cca28784cb7f281b6 Reviewed-on: https://review.mlplatform.org/c/ml/ComputeLibrary/+/5650 Tested-by: Arm Jenkins <bsgcomp@arm.com> Reviewed-by: Michalis Spyrou <michalis.spyrou@arm.com> Comments-Addressed: Arm Jenkins <bsgcomp@arm.com>
-rw-r--r--Android.bp1
-rw-r--r--SConscript1
-rw-r--r--arm_compute/runtime/NEON/functions/NEFlattenLayer.h17
-rw-r--r--src/runtime/NEON/functions/NEFlattenLayer.cpp31
-rw-r--r--src/runtime/cpu/operators/CpuFlatten.cpp44
-rw-r--r--src/runtime/cpu/operators/CpuFlatten.h66
6 files changed, 154 insertions, 6 deletions
diff --git a/Android.bp b/Android.bp
index b2caefdc27..f1bcbc3fb8 100644
--- a/Android.bp
+++ b/Android.bp
@@ -638,6 +638,7 @@ cc_library_static {
"src/runtime/cpu/operators/CpuElementwise.cpp",
"src/runtime/cpu/operators/CpuElementwiseUnary.cpp",
"src/runtime/cpu/operators/CpuFill.cpp",
+ "src/runtime/cpu/operators/CpuFlatten.cpp",
"src/runtime/cpu/operators/CpuFloor.cpp",
"src/runtime/cpu/operators/CpuMul.cpp",
"src/runtime/cpu/operators/CpuPermute.cpp",
diff --git a/SConscript b/SConscript
index 432bd542ad..22054cb61d 100644
--- a/SConscript
+++ b/SConscript
@@ -347,6 +347,7 @@ if env['neon']:
'src/runtime/cpu/operators/CpuDepthwiseConvolution.cpp',
'src/runtime/cpu/operators/CpuDepthwiseConvolutionAssemblyDispatch.cpp',
'src/runtime/cpu/operators/CpuDirectConvolution.cpp',
+ 'src/runtime/cpu/operators/CpuFlatten.cpp',
'src/runtime/cpu/operators/CpuPermute.cpp',
'src/runtime/cpu/operators/CpuPooling.cpp',
]
diff --git a/arm_compute/runtime/NEON/functions/NEFlattenLayer.h b/arm_compute/runtime/NEON/functions/NEFlattenLayer.h
index e688e918d9..3e92143824 100644
--- a/arm_compute/runtime/NEON/functions/NEFlattenLayer.h
+++ b/arm_compute/runtime/NEON/functions/NEFlattenLayer.h
@@ -26,7 +26,8 @@
#include "arm_compute/core/Types.h"
#include "arm_compute/runtime/IFunction.h"
-#include "arm_compute/runtime/NEON/functions/NEReshapeLayer.h"
+
+#include <memory>
namespace arm_compute
{
@@ -37,6 +38,17 @@ class ITensorInfo;
class NEFlattenLayer : public IFunction
{
public:
+ NEFlattenLayer();
+ /** Destructor */
+ ~NEFlattenLayer();
+ /** Prevent instances of this class from being copied (As this class contains pointers) */
+ NEFlattenLayer(const NEFlattenLayer &) = delete;
+ /** Default move constructor */
+ NEFlattenLayer(NEFlattenLayer &&);
+ /** Prevent instances of this class from being copied (As this class contains pointers) */
+ NEFlattenLayer &operator=(const NEFlattenLayer &) = delete;
+ /** Default move assignment operator */
+ NEFlattenLayer &operator=(NEFlattenLayer &&);
/** Initialise the kernel's input and output.
*
* Valid data layouts:
@@ -68,7 +80,8 @@ public:
void run() override;
private:
- NEReshapeLayer _reshape{};
+ struct Impl;
+ std::unique_ptr<Impl> _impl;
};
} // namespace arm_compute
diff --git a/src/runtime/NEON/functions/NEFlattenLayer.cpp b/src/runtime/NEON/functions/NEFlattenLayer.cpp
index c5aa162f0a..4d1054ad25 100644
--- a/src/runtime/NEON/functions/NEFlattenLayer.cpp
+++ b/src/runtime/NEON/functions/NEFlattenLayer.cpp
@@ -1,5 +1,5 @@
/*
- * Copyright (c) 2017-2020 Arm Limited.
+ * Copyright (c) 2017-2021 Arm Limited.
*
* SPDX-License-Identifier: MIT
*
@@ -27,14 +27,34 @@
#include "arm_compute/core/Validate.h"
#include "arm_compute/core/utils/misc/ShapeCalculator.h"
#include "src/core/helpers/AutoConfiguration.h"
+#include "src/runtime/cpu/operators/CpuFlatten.h"
namespace arm_compute
{
+struct NEFlattenLayer::Impl
+{
+ const ITensor *src{ nullptr };
+ ITensor *dst{ nullptr };
+ std::unique_ptr<cpu::CpuFlatten> op{ nullptr };
+};
+
+NEFlattenLayer::NEFlattenLayer()
+ : _impl(std::make_unique<Impl>())
+{
+}
+NEFlattenLayer::NEFlattenLayer(NEFlattenLayer &&) = default;
+NEFlattenLayer &NEFlattenLayer::operator=(NEFlattenLayer &&) = default;
+NEFlattenLayer::~NEFlattenLayer() = default;
+
void NEFlattenLayer::configure(const ITensor *input, ITensor *output)
{
ARM_COMPUTE_ERROR_ON_NULLPTR(input, output);
+ _impl->src = input;
+ _impl->dst = output;
auto_init_if_empty(*output->info(), input->info()->clone()->set_tensor_shape(misc::shape_calculator::compute_flatten_shape(input->info())));
- _reshape.configure(input, output);
+
+ _impl->op = std::make_unique<cpu::CpuFlatten>();
+ _impl->op->configure(_impl->src->info(), _impl->dst->info());
}
Status NEFlattenLayer::validate(const ITensorInfo *input, const ITensorInfo *output)
@@ -45,10 +65,13 @@ Status NEFlattenLayer::validate(const ITensorInfo *input, const ITensorInfo *out
const TensorInfo tensor_info_output = input->clone()->set_tensor_shape(misc::shape_calculator::compute_flatten_shape(input));
ARM_COMPUTE_RETURN_ERROR_ON_MISMATCHING_SHAPES(output, &tensor_info_output);
}
- return NEReshapeLayer::validate(input, output);
+ return cpu::CpuFlatten::validate(input, output);
}
void NEFlattenLayer::run()
{
- _reshape.run();
+ ITensorPack pack;
+ pack.add_tensor(TensorType::ACL_SRC, _impl->src);
+ pack.add_tensor(TensorType::ACL_DST, _impl->dst);
+ _impl->op->run(pack);
}
} // namespace arm_compute
diff --git a/src/runtime/cpu/operators/CpuFlatten.cpp b/src/runtime/cpu/operators/CpuFlatten.cpp
new file mode 100644
index 0000000000..58e6e4b671
--- /dev/null
+++ b/src/runtime/cpu/operators/CpuFlatten.cpp
@@ -0,0 +1,44 @@
+/*
+ * Copyright (c) 2021 Arm Limited.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a copy
+ * of this software and associated documentation files (the "Software"), to
+ * deal in the Software without restriction, including without limitation the
+ * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
+ * sell copies of the Software, and to permit persons to whom the Software is
+ * furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in all
+ * copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
+ * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
+ * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
+ * SOFTWARE.
+ */
+#include "src/runtime/cpu/operators/CpuFlatten.h"
+
+#include "src/core/cpu/kernels/CpuReshapeKernel.h"
+
+namespace arm_compute
+{
+namespace cpu
+{
+void CpuFlatten::configure(const ITensorInfo *src, ITensorInfo *dst)
+{
+ auto k = std::make_unique<kernels::CpuReshapeKernel>();
+ k->configure(src, dst);
+ _kernel = std::move(k);
+}
+
+Status CpuFlatten::validate(const ITensorInfo *src, const ITensorInfo *dst)
+{
+ return kernels::CpuReshapeKernel::validate(src, dst);
+}
+} // namespace cpu
+} // namespace arm_compute
diff --git a/src/runtime/cpu/operators/CpuFlatten.h b/src/runtime/cpu/operators/CpuFlatten.h
new file mode 100644
index 0000000000..ae71453988
--- /dev/null
+++ b/src/runtime/cpu/operators/CpuFlatten.h
@@ -0,0 +1,66 @@
+/*
+ * Copyright (c) 2021 Arm Limited.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a copy
+ * of this software and associated documentation files (the "Software"), to
+ * deal in the Software without restriction, including without limitation the
+ * rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
+ * sell copies of the Software, and to permit persons to whom the Software is
+ * furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in all
+ * copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
+ * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
+ * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
+ * SOFTWARE.
+ */
+#ifndef ARM_COMPUTE_CPU_FLATTEN_H
+#define ARM_COMPUTE_CPU_FLATTEN_H
+
+#include "src/runtime/cpu/ICpuOperator.h"
+
+namespace arm_compute
+{
+namespace cpu
+{
+/** Basic function to flatten a given input */
+class CpuFlatten : public ICpuOperator
+{
+public:
+ /** Constructor */
+ CpuFlatten() = default;
+ /** Configure operator for a given list of arguments
+ *
+ * Valid data layouts:
+ * - All
+ *
+ * Valid data type configurations:
+ * |src |dst |
+ * |:--------------|:--------------|
+ * |All |All |
+ *
+ * @param[in] src Source tensor to flatten with at least 3 dimensions.
+ * The dimensions above the third will be interpreted as batches. Data types supported: All
+ * @param[in] dst Destination tensor with shape [w*h*d, input_batches] where:
+ * w = width input tensor, h = height input tensor and d = depth input tensor.
+ * Data type supported: same as @p src
+ */
+ void configure(const ITensorInfo *src, ITensorInfo *dst);
+ /** Static function to check if given info will lead to a valid configuration
+ *
+ * Similar to @ref CpuFlatten::configure()
+ *
+ * @return a status
+ */
+ static Status validate(const ITensorInfo *src, const ITensorInfo *dst);
+};
+} // namespace cpu
+} // namespace arm_compute
+#endif /* ARM_COMPUTE_CPU_FLATTEN_H */